82G33 datasheet(144/437 Pages) INTEL

144 / 437 page

DRAM Controller Registers (D0:F0)

144

Datasheet

5.2.18

C1DRB2—Channel 1 DRAM Rank Boundary Address 2

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

604–605h

Default Value:

0000h

Access:

RW/L, RO

Size:

16 bits

The operation of this register is detailed in the description for register C0DRB0.

Bit

Access &

Default

Description

15:10

000000b

Reserved

9:0

RW/L

000h

Channel 1 DRAM Rank Boundary Address 2 (C1DRBA2): See

C0DRB2 register. In stacked mode, if this is the topmost populated

rank in Channel 1, program this value to be cumulative of Ch0 DRB3.

This register is locked by ME stolen Memory lock.

5.2.19

C1DRB3—Channel 1 DRAM Rank Boundary Address 3

B/D/F/Type:

0/0/0/MCHBAR

Address Offset:

606–607h

Default Value:

0000h

Access:

RW/L, RO

Size:

16 bits

The operation of this register is detailed in the description for register C0DRB0.

Bit

Access &

Default

Description

15:10

000000b

Reserved

9:0

RW/L

000h

Channel 1 DRAM Rank Boundary Address 3 (C1DRBA3): See

C0DRB3 register. In stacked mode, this will be cumulative of Ch0

DRB3.

This register is locked by ME stolen Memory lock.

82G33 bảng dữ liệu(PDF) 144 Page - Intel Corporation

82G33 bảng dữ liệu(HTML) 144 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL