công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

82G33 bảng dữ liệu(PDF) 136 Page - Intel Corporation

tên linh kiện 82G33
Giải thích chi tiết về linh kiện  Graphics and Memory Controller Hub
PDF  437 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  INTEL [Intel Corporation]
Trang chủ  http://www.intel.com
Logo INTEL - Intel Corporation

82G33 bảng dữ liệu(HTML) 136 Page - Intel Corporation

Back Button 82G33 Datasheet HTML 132Page - Intel Corporation 82G33 Datasheet HTML 133Page - Intel Corporation 82G33 Datasheet HTML 134Page - Intel Corporation 82G33 Datasheet HTML 135Page - Intel Corporation 82G33 Datasheet HTML 136Page - Intel Corporation 82G33 Datasheet HTML 137Page - Intel Corporation 82G33 Datasheet HTML 138Page - Intel Corporation 82G33 Datasheet HTML 139Page - Intel Corporation 82G33 Datasheet HTML 140Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 437 page
background image
DRAM Controller Registers (D0:F0)
136
Datasheet
5.2.9
C0CYCTRKACT—Channel 0 CYCTRK ACT
B/D/F/Type:
0/0/0/MCHBAR
Address Offset:
252–255h
Default Value:
00000000h
Access:
RW, RO
Size:
32 bits
This register provides Channel 0 CYCTRK Activate.
Bit
Access &
Default
Description
31:28
RO
0h
Reserved
27:22
RW
000000b
ACT Window Count (C0sd_cr_act_windowcnt): This field indicates
the window duration (in DRAM clocks) during which the controller
counts the # of activate commands which are launched to a particular
rank. If the number of activate commands launched within this window
is greater than 4, then a check is implemented to block launch of
further activates to this rank for the rest of the duration of this
window.
21
RW
0b
Max ACT Check Disable (C0sd_cr_maxact_dischk): This field
disenables the check which ensures that there are no more than four
activates to a particular rank in a given window.
20:17
RW
0000b
ACT to ACT Delayed (C0sd_cr_act_act[): This field indicates the
minimum allowed spacing (in DRAM clocks) between two ACT
commands to the same rank. This field corresponds to tRRD in the DDR
Specification.
16:13
RW
0000b
PRE to ACT Delayed (C0sd_cr_pre_act): This field indicates the
minimum allowed spacing (in DRAM clocks) between the PRE and ACT
commands to the same rank-bank. This field corresponds to tRP in the
DDR Specification.
12:9
RW
0h
ALLPRE to ACT Delay (C0sd0_cr_preall_act): From the launch of a
prechargeall command wait for these many # of memory clocks before
launching a activate command. This field corresponds to tPALL_RP.
8:0
RW
00000000
0b
REF to ACT Delayed (C0sd_cr_rfsh_act): This configuration
register indicates the minimum allowed spacing (in DRAM clocks)
between REF and ACT commands to the same rank. This field
corresponds to tRFC in the DDR Specification.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com