| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MC68HC705MC4MP bảng dữ liệu(PDF) 135 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MC68HC705MC4MP bảng dữ liệu(HTML) 135 Page - Freescale Semiconductor, Inc |
|
135 / 180 page ![]() Serial Communications Interface SCI I/O Registers General Release Specification Serial Communications Interface FE — Receiver Framing Error This clearable, read-only flag is set when there is a logic 0 where a stop bit should be in the character shifted into the receive shift register. If the received word causes both a framing error and an overrun error, the OR bit is set and the FE bit is not set. Clear the FE bit by reading the SCSR, and then reading the SCDR. Reset clears the FE bit. 1 = Framing error 0 = No framing error 11.6.5 Baud Rate Register The baud rate register selects the baud rate for both the receiver and the transmitter. SCP1 and SCP0 — SCI Prescaler Select Bits These read/write bits control prescaling of the baud rate generator clock, as shown in Table 11-1. Resets clear both SCP1 and SCP0. Address: $000A Bit 7 654321 Bit 0 Read: 0 0 SCP1 SCP0 0 SCR2 SCR1 SCR0 Write: Reset: U U 0 0 UUUU = Unimplemented U = Unaffected Figure 11-8. Baud Rate Register (BAUD) Freescale Semiconductor, Inc. For More Information On This Product, Go to: www.freescale.com |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |