| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMP320C6720RFP300 bảng dữ liệu(PDF) 14 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TMP320C6720RFP300 bảng dữ liệu(HTML) 14 Page - Texas Instruments |
|
14 / 118 page ![]() TMS320C6727B, TMS320C6726B, TMS320C6722B, TMS320C6720 Floating-Point Digital Signal Processors SPRS370E – SEPTEMBER 2006 – REVISED JULY 2008 www.ti.com Figure 2-5 shows the bit layout of the device-level bridge control register (CFGBRIDGE) and Table 2-7 contains a description of the bits. 31 16 Reserved 15 1 0 Reserved CSPRST R/W, 1 LEGEND: R/W = Read/Write; R = Read only; -n = value after reset Figure 2-5. CFGBRIDGE Register Bit Layout (0x4000 0024) Table 2-7. CFGBRIDGE Register Bit Field Description (0x4000 0024) BIT NO. NAME RESET VALUE READ WRITE DESCRIPTION 31:1 Reserved N/A N/A Reads are indeterminate. Only 0s should be written to these bits. 0 CSPRST 1 R/W Resets the CSP Bridge (BR2 in Figure 2-4). 1 = Bridge Reset Asserted 0 = Bridge Reset Released CAUTION The CSPRST bit must be asserted after any change to the PLL that affects SYSCLK1 and SYSCLK2 and must be released before any accesses to the CSP bridge occur from either the dMAX or the UHPI. 14 Device Overview Submit Documentation Feedback |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |