công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

ATmega1284P bảng dữ liệu(PDF) 330 Page - ATMEL Corporation

tên linh kiện ATmega1284P
Giải thích chi tiết về linh kiện  8-bit Microcontroller with 128K Bytes In-System Programmable Flash
PDF  380 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ATMEL [ATMEL Corporation]
Trang chủ  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

ATmega1284P bảng dữ liệu(HTML) 330 Page - ATMEL Corporation

Back Button ATmega1284P Datasheet HTML 326Page - ATMEL Corporation ATmega1284P Datasheet HTML 327Page - ATMEL Corporation ATmega1284P Datasheet HTML 328Page - ATMEL Corporation ATmega1284P Datasheet HTML 329Page - ATMEL Corporation ATmega1284P Datasheet HTML 330Page - ATMEL Corporation ATmega1284P Datasheet HTML 331Page - ATMEL Corporation ATmega1284P Datasheet HTML 332Page - ATMEL Corporation ATmega1284P Datasheet HTML 333Page - ATMEL Corporation ATmega1284P Datasheet HTML 334Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 330 / 380 page
background image
330
8059D–AVR–11/09
ATmega1284P
Notes:
1. In ATmega1284P, this parameter is characterized and not 100% tested.
2. Required only for f
SCL > 100 kHz.
3. Cb = capacitance of one bus line in pF.
4. fCK = CPU clock frequency
5. This requirement applies to all ATmega1284P Two-wire Serial Interface operation. Other devices connected to the Two-wire
Serial Bus need only obey the general fSCL requirement.
6. The actual low period generated by the ATmega1284P Two-wire Serial Interface is (1/fSCL - 2/fCK), thus fCK must be greater
than 6 MHz for the low time requirement to be strictly met at f
SCL = 100 kHz.
7. The actual low period generated by the Two-wire Serial Interface is (1/fSCL - 2/fCK), thus the low time requirement will not be
strictly met for f
SCL > 308 kHz when fCK = 8 MHz. Still, ATmega1284P devices connected to the bus may communicate at full
speed (400 kHz) with other ATmega1284P devices, as well as any other device with a proper t
LOW acceptance margin.
Figure 26-5. 2-wire Serial Bus Timing
tHIGH
High period of the SCL clock
f
SCL ≤ 100 kHz
4.0
–
µs
f
SCL > 100 kHz
0.6
–
µs
tSU;STA
Set-up time for a repeated START condition
fSCL ≤ 100 kHz
4.7
–
µs
f
SCL > 100 kHz
0.6
–
µs
t
HD;DAT
Data hold time
fSCL ≤ 100 kHz
0
3.45
µs
fSCL > 100 kHz
0
0.9
µs
tSU;DAT
Data setup time
f
SCL ≤ 100 kHz
250
–
ns
fSCL > 100 kHz
100
–
ns
tSU;STO
Setup time for STOP condition
fSCL ≤ 100 kHz
4.0
–
µs
f
SCL > 100 kHz
0.6
–
µs
t
BUF
Bus free time between a STOP and START
condition
fSCL ≤ 100 kHz
4.7
–
µs
fSCL > 100 kHz
1.3
–
µs
Table 26-7.
2-wire Serial Bus Requirements (Continued)
Symbol
Parameter
Condition
Min
Max
Units
tSU;STA
tLOW
tHIGH
tLOW
tof
tHD;STA
tHD;DAT
tSU;DAT
tSU;STO
tBUF
SCL
SDA
tr



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com