AT91SAM9G20 datasheet(26/832 Pages) ATMEL

26 / 832 page

6384D–ATARM–04-May-09

AT91SAM9G20 Preliminary

Figure 9-2.

Clock Generator Block Diagram

9.5

Power Management Controller

•Provides:

– the Processor Clock PCK

– the Master Clock MCK, in particular to the Matrix and the memory interfaces.The

MCK divider can be 1,2,4,6

– the USB Device Clock UDPCK

– independent peripheral clocks, typically at the frequency of MCK

– 2 programmable clock outputs: PCK0, PCK1

• Five flexible operating modes:

– Normal Mode, processor and peripherals running at a programmable frequency

– Idle Mode, processor stopped waiting for an interrupt

– Slow Clock Mode, processor and peripherals running at low frequency

– Standby Mode, mix of Idle and Backup Mode, peripheral running at low frequency,

processor stopped waiting for an interrupt

– Backup Mode, Main Power Supplies off, VDDBU powered by a battery

On Chip

RC OSC

Power

Management

Controller

XIN

XOUT

Slow Clock

SLCK

Main Clock

MAINCK

PLLA Clock

PLLACK

Control

Status

PLL and

Divider B

PLLB Clock

PLLBCK

XIN32

XOUT32

Slow Clock

Oscillator

Main

Oscillator

PLL and

Divider A

Clock Generator

OSCSEL

AT91SAM9G20 bảng dữ liệu(PDF) 26 Page - ATMEL Corporation

AT91SAM9G20 bảng dữ liệu(HTML) 26 Page - ATMEL Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL