AT25DF161 datasheet(41/60 Pages) ATMEL

41 / 60 page

3687C–DFLASH–7/09

AT25DF161 [Preliminary]

11.3 Write Status Register Byte 2

The Write Status Register Byte 2 command is used to modify the RSTE and SLE bits of the Sta-

tus Register. Using the Write Status Register Byte 2 command is the only way to modify the

RSTE and SLE bits in the Status Register during normal device operation, and the SLE bit can

only be modified if the sector lockdown state has not been frozen. Before the Write Status Reg-

ister Byte 2 command can be issued, the Write Enable command must have been previously

issued to set the WEL bit in the Status Register to a logical “1”.

To issue the Write Status Register Byte 2 command, the CS pin must first be asserted and the

opcode of 31h must be clocked into the device followed by one byte of data. The one byte of

data consists of three don’t care bits, the RSTE bit value, the SLE bit value, and three additional

don’t care bits (see Table 11-4). Any additional data bytes that are sent to the device will be

ignored. When the CS pin is deasserted, the RSTE and SLE bits in the Status Register will be

modified, and the WEL bit in the Status Register will be reset back to a logical “0”. The SLE bit

will only be modified if the Freeze Sector Lockdown State command has not been previously

issued.

The complete one byte of data must be clocked into the device before the CS pin is deasserted,

and the CS pin must be deasserted on even byte boundaries (multiples of eight bits); otherwise,

the device will abort the operation, the state of the RSTE and SLE bits will not change, and the

WEL bit in the Status Register will be reset back to the logical “0” state.

Figure 11-3. Write Status Register Byte 2

Table 11-4.

Write Status Register Byte 2 Format

Bit 7Bit 6Bit 5Bit 4Bit 3Bit 2Bit 1Bit 0

XXX

RSTE

SLE

SCK

MSB

0011000

OPCODE

10 11

814 15

MSB

XXX

STATUS REGISTER IN

BYTE 2

HIGH-IMPEDANCE

AT25DF161 bảng dữ liệu(PDF) 41 Page - ATMEL Corporation