TUSB3200 datasheet(90/93 Pages) TI

90 / 93 page

A–42

A.5.7.4 Global Control Register (GLOBCTL – Address FFB1h)

The global control register contains various global control bits for the TUSB3200 device.

Bit

Mnemonic

MCUCLK

XINTEN

PUDIS

—

LPWR

—

CPTEN

Type

R/W

Default

BIT

MNEMONIC

NAME

DESCRIPTION

MCUCLK

MCU clock select

The MCU clock select bit is used by the MCU to program the clock frequency to be

used for the MCU operation.

0b = 12 MHz and 1b = 24 MHz

XINTEN

External interrupt enable

The external interrupt enable bit is set to a 1 by the MCU to enable the use of the

external interrupt input to the TUSB3200 device.

PUDIS

Pull-up resistor disable

The pull-up resistor disable bit is set to a 1 by the MCU to disable the TUSB3200

on-chip pull-up resistors.

—

Reserved

Reserved for future use

—

Reserved

Reserved for future use

LPWR

Low power mode disable

The low power mode disable bit is used by the MCU to disable the TUSB3200

semi-low power state. When this bit is cleared to a 0, all USB functional blocks

including the USB buffers and configuration blocks are powered-down. For normal

operation, the MCU must set this bit to a 1.

—

Reserved

Reserved for future use

CPTEN

CODEC port enable

The CODEC port enable bit is set to a 1 by the MCU to enable the operation of the

CODEC port interface. Note that the CODEC port interface configuration registers

should be fully programmed before this bit is set by the MCU.

A.5.7.5 Memory Configuration Register (MEMCFG – Address FFB0h)

The memory configuration register contains various bits pertaining to the memory configuration of the TUSB3200

device.

Bit

Mnemonic

MEMTYP

CODESZ1

CODESZ0

REV3

REV2

REV1

REV0

SDW

Type

R/W

Default

BIT

MNEMONIC

NAME

DESCRIPTION

MEMTYP

Code memory type

The code memory type bit identifies if the type of memory used for the application

program code space is ROM or RAM. For the TUSB3200, an 8K byte RAM is used

and this bit is tied to 1.

6:5

CODESZ

Code space size

The code space size bits identify the size of the application program code memory

space. For the TUSB3200, an 8K byte RAM is used and these bits are tied to 01b.

00b = 4K bytes,

01b = 8K bytes,

10b = 16K bytes,

11b = 32K bytes

4:1

REV

IC revision

The IC revision bits identify the revision of the IC.

0000b = Rev. -,

0001b = Rev. A,

…,

1111b = Rev. F

SDW

Shadow the boot ROM

The shadow the boot ROM bit is set to a 1 by the MCU to switch the MCU memory

configuration from boot loader mode to normal operating mode. This should occur

after completion of the download of the application program code by the boot ROM.

TUSB3200 bảng dữ liệu(PDF) 90 Page - Texas Instruments

TUSB3200 bảng dữ liệu(HTML) 90 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93

bảng dữ liệu tải về

Link URL