TMS320F241FN datasheet(96/116 Pages) TI

96 / 116 page

TMS320F243, TMS320F241

DSP CONTROLLERS

SPRS064B – DECEMBER 1997 – REVISED FEBRUARY 1999

POST OFFICE BOX 1443

• HOUSTON, TEXAS 77251–1443

external memory interface

write timings

switching characteristics over recommended operating conditions for an external memory

interface write [H = 0.5tc(CO)] (see Figure 39)

PARAMETER

MIN

MAX

UNIT

td(COH–CNTL)

Delay time, CLKOUT high to control valid

td(COH–CNTH) Delay time, CLKOUT high to control inactive

td(COH–A)W

Delay time, CLKOUT high to address valid

td(COH–RWL)

Delay time, CLKOUT high to R/W low

td(COH–RWH)

Delay time, CLKOUT high to R/W high

td(COL–WL)

Delay time, CLKOUT low to WE strobe active low

–4

td(COL–WH)

Delay time, CLKOUT low to WE strobe inactive high

–4

ten(D)COL

Enable time, data bus driven from CLKOUT low

td(COL–SL)

Delay time, CLKOUT low to STRB active low

td(COL–SH)

Delay time, CLKOUT low to STRB inactive high

th(A)COHW

Hold time, address valid after CLKOUT high

H–1

tsu(A)W

Setup time, address valid before WE strobe active low

H–9

tsu(D)W

Setup time, write data before WE strobe inactive high

2H–1

th(D)W

Hold time, write data after WE strobe inactive high

tdis(W-D)

Disable time, data bus high impedance from WE high

TMS320F241FN bảng dữ liệu(PDF) 96 Page - Texas Instruments

TMS320F241FN bảng dữ liệu(HTML) 96 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL