TLC320AC02IPM datasheet(53/84 Pages) TI

53 / 84 page

4–5

Delay Is m Shift Clocks†

Master

Master FSD,

Slave Device 1 FS

Slave Device 1 FSD,

Slave Device 2 FS

Slave Device 2 FSD,

Slave Device 3 FS

Slave Device

(n – 1) FSD,

Slave Device n FS

† The delay time from any FS signals to the corresponding FSD signals is m shift clocks with the value of m being the

numerical value of the data programmed into the FSD register. In the master mode with slaves, the same data word

programs the master and all slave devices; therefore, master to slave 1, slave 1 to slave 2, slave 2 to slave 3, etc., have

the same delay time.

Figure 4 – 10. Master-Slave Frame-Sync Timing After a Delay Has Been

Programmed Into the FSD Registers

1/2 Period

Sampling

Period

FSD

Value

t = 0

t = 1

t = 2

Master AIC

Only Primary

Frame Sync

Master AIC

Only Primary

and Secondary

Frame Sync

Master and Slave

AIC Primary

Frame Sync

Master and Slave

AIC Primary and

Secondary

Frame Sync

MP = Master Primary

MS = Master Secondary

SP = Slave Primary

SS = Slave Secondary

Figure 4 – 11. Master and Slave Frame-Sync Sequence with One Slave

TLC320AC02IPM bảng dữ liệu(PDF) 53 Page - Texas Instruments

TLC320AC02IPM bảng dữ liệu(HTML) 53 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84

bảng dữ liệu tải về

Link URL