PIC18F6493 datasheet(11/58 Pages) MICROCHIP

11 / 58 page

Preliminary

DS39896A-page 9

PIC18F6393/6493/8393/8493

FIGURE 1-1:

PIC18F6X93 (64-PIN) BLOCK DIAGRAM

Instruction

Decode and

Control

PORTA

PORTB

PORTC

RA4/T0CKI/SEG14

RA5/AN4/HLVDIN/SEG15

RB0/INT0

RC0/T1OSO/T13CKI

RC1/T1OSI/CCP2(1)

RC2/CCP1/SEG13

RC3/SCK/SCL

RC4/SDI/SDA

RC5/SDO/SEG12

RC6/TX1/CK1

RC7/RX1/DT1

RA3/AN3/VREF+/SEG17

RA2/AN2/VREF-/SEG16

RA1/AN1

RA0/AN0

RB1/INT1/SEG8

Data Latch

Data Memory

(3.9 Kbytes)

Address Latch

Data Address<12>

Access

BSR

FSR0

FSR1

FSR2

inc/dec

logic

Address

PCH PCL

PCLATH

31 Level Stack

Program Counter

PRODL

PRODH

8 x 8 Multiply

BITOP

ALU<8>

Address Latch

Program Memory

(48/64 Kbytes)

Data Latch

Table Pointer<21>

inc/dec logic

Data Bus<8>

Table Latch

RB2/INT2/SEG9

RB3/INT3/SEG10

PCLATU

PCU

PORTD

RD7/SEG7:RD0/SEG0

OSC2/CLKO(3)/RA6

Note 1:

CCP2 is multiplexed with RC1 when Configuration bit, CCP2MX, is set, or RE7 when CCP2MX is not set.

RG5 is only available when MCLR functionality is disabled.

OSC1/CLKI and OSC2/CLKO are only available in select oscillator modes and when these pins are not being used as digital I/O.

For additional information, see Section 2.0 “Oscillator Configurations” of the “PIC18F6390/6490/8390/8490 Data Sheet” (DS39629).

RB4/KBI0/SEG11

RB5/KBI1

RB6/KBI2/PGC

RB7/KBI3/PGD

EUSART1

Comparators

MSSP

Timer2

Timer1

Timer3

Timer0

HLVD

CCP1

BOR

ADC

12-Bit

Instruction Bus <16>

STKPTR

Bank

State Machine

Control Signals

Decode

Power-up

Timer

Oscillator

Start-up Timer

Power-on

Reset

Watchdog

Timer

OSC1(3)

OSC2(3)

VDD,

Brown-out

Reset

Internal

Oscillator

Fail-Safe

Clock Monitor

Precision

Reference

Band Gap

VSS

MCLR(2)

Block

INTRC

Oscillator

8 MHz

Oscillator

Single-Supply

Programming

In-Circuit

Debugger

T1OSI

T1OSO

OSC1/CLKI(3)/RA7

PORTE

LCDBIAS1

LCDBIAS2

LCDBIAS3

COM0

RE4/COM1

RE5/COM2

RE6/COM3

RE7/CCP2(1)/SEG31

PORTF

RF0/AN5/SEG18

RF1/AN6/C2OUT/SEG19

RF2/AN7/C1OUT/SEG20

RF3/AN8/SEG21

RF4/AN9/SEG22

RF5/AN10/CVREF/SEG23

RF6/AN11/SEG24

RF7/SS/SEG25

PORTG

RG0/SEG30

RG1/TX2/CK2/SEG29

RG2/RX2/DT2/SEG28

RG3/SEG27

RG4/SEG26

MCLR/VPP/RG5(2)

AUSART2

CCP2

LCD

Driver

ROM Latch

PIC18F6493 bảng dữ liệu(PDF) 11 Page - Microchip Technology

PIC18F6493 bảng dữ liệu(HTML) 11 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58

bảng dữ liệu tải về

Link URL