AT89C5131A-RDTUM datasheet(128/188 Pages) ATMEL

128 / 188 page

128

4337K–USB–04/08

AT89C5130A/31A-M

A NAK handshake is sent by the USB controller only if the banks 0 and 1 has not been released

by the firmware.

If the Host sends more bytes than supported by the endpoint FIFO, the overflow data won’t be

stored, but the USB controller will consider that the packet is valid if the CRC is correct.

21.4.3

Bulk/Interrupt IN Transactions in Standard Mode

Figure 21-9. Bulk/Interrupt IN Transactions in Standard Mode

An endpoint will be first enabled and configured before being able to send Bulk or Interrupt

packets.

The firmware will fill the FIFO with the data to be sent and set the TXRDY bit in the UEPSTAX

cerning this endpoint. To send a Zero Length Packet, the firmware will set the TXRDY bit without

writing any data into the endpoint FIFO.

Until the TXRDY bit has been set by the firmware, the USB controller will answer a NAK hand-

shake for each IN requests.

To cancel the sending of this packet, the firmware has to reset the TXRDY bit. The packet stored

in the endpoint FIFO is then cleared and a new packet can be written and sent.

When the IN packet has been sent and acknowledged by the Host, the TXCMPL bit in the UEP-

STAX register is set by the USB controller. This triggers a USB interrupt if enabled. The firmware

will clear the TXCMPL bit before filling the endpoint FIFO with new data.

The firmware will never write more bytes than supported by the endpoint FIFO.

All USB retry mechanisms are automatically managed by the USB controller.

DATA0 (n Bytes)

ACK

HOST

UFI

C51

Endpoint FIFO Write Byte 1

NAK

TXCMPL

Endpoint FIFO Write Byte 2

Endpoint FIFO Write Byte n

Set TXRDY

Clear TXCMPL

Endpoint FIFO Write Byte 1

AT89C5131A-RDTUM bảng dữ liệu(PDF) 128 Page - ATMEL Corporation