SH7721 datasheet(238/1524 Pages) RENESAS

238 / 1524 page

Section 4 Memory Management Unit (MMU)

Rev. 3.00 Jan. 18, 2008 Page 176 of 1458

REJ09B0033-0300

Bit

Bit Name

Initial

Value

R/W

Description

31 to 9



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

R/W

Single Virtual Memory Mode

0: Multiple virtual memory mode

1: Single virtual memory mode

7, 6



All 0

Reserved

These bits are always read as 0. The write value should

always be 0.

5, 4

All 0

R/W

Random Counter

A 2-bit random counter that is automatically updated by

hardware according to the following rules in the event of

an MMU exception.

When a TLB miss exception occurs, all of TLB entry

way corresponding to the virtual address at which the

exception occurred are checked. If all ways are valid, 1

is added to RC; if there is one or more invalid way, they

are set by priority from way 0, in the order way 0, way 1,

way 2, way 3. In the event of an MMU exception other

than a TLB miss exception, the way which caused the

exception is set in RC.



Reserved

This bit is always read as 0. The write value should

always be 0.

R/W

TLB Flush

Write 1 to flush the TLB (clear all valid bits of the TLB to

0). When they are read, 0 is always returned.

R/W

Index Mode

0: VPN bits 16 to 12 are used as the TLB index number.

1: The value obtained by EX-ORing ASID bits 4 to 0 in

PTEH and VPN bits 16 to 12 is used as the TLB

index number.

R/W

Address Translation

Enables/disables the MMU.

0: MMU disabled

1: MMU enabled

SH7721 bảng dữ liệu(PDF) 238 Page - Renesas Technology Corp

SH7721 bảng dữ liệu(HTML) 238 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL