| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SH7713 bảng dữ liệu(PDF) 198 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
SH7713 bảng dữ liệu(HTML) 198 Page - Renesas Technology Corp |
|
198 / 904 page ![]() Section 4 Exception Handling Rev.1.50 Aug. 30, 2006 Page 158 of 860 REJ09B0288-0150 4.1.4 Interrupt Event Register 2 (INTEVT2) INTEVT2 is assigned to address H ′A4000000 and consists of the exception code. Exception codes to be specified in INTEVT2 are those for interrupt requests. These exception codes are automatically specified by the hardware when an exception occurs. INTEVT2 cannot be modified using the software. Bit Bit Name Initial Value R/W Description 31 to 12 All 0 R Reserved These bits are always read as 0. The write value should always be 0. 11 to 0 INTEVT2 R 12-bit Exception Code 4.1.5 Exception Address Register (TEA) TEA is assigned to address H ′FFFFFFFC and the logical address for an exception occurrence is stored in this register when an exception related to memory accesses occurs. TEA can be modified using the software. Bit Bit Name Initial Value R/W Description 31 to 0 TEA 0 R/W Logical address for Exception Occurrence |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |