SH7708 datasheet(576/633 Pages) RENESAS

576 / 633 page

558

A.2

Pin Specifications

Table A.2 shows the pin specifications.

Table A.2

Pin Specifications

Pin No.

I/O

Function

MD5/

RAS2

130

I/O

Operating mode pin (endian switching)/RAS (for DRAM).

MD signal is fetched in at power-on reset.

Switched to

RAS2 on area 2 DRAM enabling by register.

MD4/

CE2B

103

I/O

Operating mode pin (area 0 bus width)/PCMCIA

CE pin.

MD signal is fetched in at power-on reset.

Switched to

CE2B on area 6 PCMCIA enabling by

MD3/

CE2A

104

I/O

Operating mode pin (area 0 bus width)/PCMCIA

CE pin.

MD signal is fetched in at power-on reset.

Switched to

CE2A on area 5 PCMCIA enabling by

MD2/RXD

Operating mode pin/serial data input.

MD signal is fetched in at power-on reset.

Switched to RXD on SCI enabling by register.

MD1/TXD

I/O

Operating mode pin/serial data output.

MD signal is fetched in at power-on reset.

Switched to TXD on SCI enabling by register.

MD0/SCK

I/O

Operating mode pin/serial clock.

MD signal is fetched in at power-on reset.

Switched to SCK on SCI enabling by register.

STATUS1

Processor status

STATUS0

Processor status

A25 to A0

72 to 70,

67 to 61,

58 to 56,

53 to 51,

48 to 43,

40 to 37

Address bus

D31 to D24

140 to 143,

1 to 4

I/O

Data bus

D23 to D16/

Port 7 to Port 0

5, 8 to 14

I/O

Data bus / I/O port

SH7708 bảng dữ liệu(PDF) 576 Page - Renesas Technology Corp

SH7708 bảng dữ liệu(HTML) 576 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL