công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

SH7243 bảng dữ liệu(PDF) 44 Page - Renesas Technology Corp

tên linh kiện SH7243
Giải thích chi tiết về linh kiện  Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family
PDF  1726 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

SH7243 bảng dữ liệu(HTML) 44 Page - Renesas Technology Corp

Back Button SH7243 Datasheet HTML 40Page - Renesas Technology Corp SH7243 Datasheet HTML 41Page - Renesas Technology Corp SH7243 Datasheet HTML 42Page - Renesas Technology Corp SH7243 Datasheet HTML 43Page - Renesas Technology Corp SH7243 Datasheet HTML 44Page - Renesas Technology Corp SH7243 Datasheet HTML 45Page - Renesas Technology Corp SH7243 Datasheet HTML 46Page - Renesas Technology Corp SH7243 Datasheet HTML 47Page - Renesas Technology Corp SH7243 Datasheet HTML 48Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 1726 page
background image
Section 1 Overview
Rev. 1.00 Jun. 26, 2008 Page 14 of 1692
REJ09B0393-0100
Classification
Symbol
I/O
Name
Function
MD1, MD0
Input
Mode set
Sets the operating mode. Do not
change the signal levels on these pins
during operation.
ASEMD0
Input
Debugging
mode
Enables the E10A-USB emulator
functions.
Input a high level to operate the LSI in
normal mode (not in debugging
mode). To operate it in debugging
mode, apply a low level to this pin on
the user system board.
Operating mode
control
FWE
Input
Flash memory
write enable
Pin for flash memory. Flash memory
can be protected against writing or
erasure through this pin.
RES
Input
Power-on reset
This LSI enters the power-on reset
state when this signal goes low.
MRES
Input
Manual reset
This LSI enters the manual reset state
when this signal goes low.
WDTOVF
Output Watchdog timer
overflow
Outputs an overflow signal from the
WDT.
BREQ
Input
Bus-mastership
request
A low level is input to this pin when an
external device requests the release
of the bus mastership.
System control
BACK
Output Bus-mastership
request
acknowledge
Indicates that the bus mastership has
been released to an external device.
Reception of the
BACK signal informs
the device which has output the
BREQ signal that it has acquired the
bus.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com