R8CSLASH15 datasheet(172/277 Pages) RENESAS

172 / 277 page

R8C/14 Group, R8C/15 Group

15. Clock Synchronous Serial I/O with Chip Select (SSU)

Rev.2.10

Jan 19, 2006

Page 160 of 253

REJ09B0164-0210

Figure 15.16

Sample Flowchart for Data Transmit/Receive (Clock Synchronous Communication

Mode)

Start

Initialization

Read TDRE bit in SSSR register

SSSR register

TEND bit

← 0(1)

End

TDRE=1 ?

Write transmit data to SSTDR register

Data transmit

continued?

Yes

SSER register

RE bit

← 0

TE bit

← 0

(1)

(2)

(3)

(1) After reading the SSSR register and confirming

that the TDRE bit is set to “1”, write the transmit

data in the SSTDR register. When writing the

transmit data to the SSTDR register, the TDRE bit

is automatically set to “0”.

(5) Set the TEND bit to “0” and the RE and TE bits in

(6) the SSER register to “0” before ending transmit/

receive mode.

Read receive data in SSRDR register

Read RDRF bit in SSSR register

RDRF=1 ?

Yes

(4)

(2) Confirm that the RDRF bit is set to “1”. If the

RDRF bit is set to “1”, read the receive data in the

SSRDR register. When reading the SSRDR

(3) Determine whether the transmit data is continued.

(5)

NOTES:

1. Write “0” after reading “1” to set the TEND bit to “0”.

Read TEND bit in SSSR register

TEND=1 ?

Yes

(6)

(4) When the data transmit is completed, the TEND

bit in the SSSR register is set to “1”.

R8C/15 bảng dữ liệu(PDF) 172 Page - Renesas Technology Corp

R8C/15 bảng dữ liệu(HTML) 172 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL