R8CSLASH15 datasheet(74/277 Pages) RENESAS

74 / 277 page

R8C/14 Group, R8C/15 Group

11. Interrupt

Rev.2.10

Jan 19, 2006

Page 62 of 253

REJ09B0164-0210

Figure 11.4

INT0IC Register

INT0 Interrupt Control Register

(2)

Symbol

Address

After Reset

INT01C

005Dh

XX00X000b

Bit Symbol

Bit Name

Function

NOTES :

—

(b7-b6)

—

Nothing is assigned. When w rite, set to “0”.

When read, its content is indeterminate.

Only “0” can be w ritten to the IR bit. (Do not w rite “1”.)

—

(b5)

Reserved Bit

Set to “0”

POL

Polarity Sw itch Bit(4)

0 : Selects falling edge

1 : Selects rising edge(3)

Interrupt Request Bit

0 : Requests no interrupt

1 : Requests interrupt

RW(1)

ILVL0

Interrupt Priority Level Select Bit

b2 b1 b0

0 0 0 : Level 0 (interrupt disable)

0 0 1 : Level 1

0 1 0 : Level 2

0 1 1 : Level 3

1 0 0 : Level 4

1 0 1 : Level 5

1 1 0 : Level 6

1 1 1 : Level 7

ILVL1

ILVL2

To rew rite the interrupt control register, rew rite it w hen the interrupt request w hich is applicable for its register is not

generated. Refer to 20.2.6 Changing Interrupt Control Registers.

If the INTOPL bit in the INTEN register is set to “1” (both edges), set the POL bit to “0” (selects falling edge).

The IR bit may be set to “1” (requests interrupt) w hen the POL bit is rew ritten. Refer to 20.2.5 Changing Interrupt

Factor.

b7 b6 b5 b4 b3 b2 b1

R8C/15 bảng dữ liệu(PDF) 74 Page - Renesas Technology Corp

R8C/15 bảng dữ liệu(HTML) 74 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL