SH7052 datasheet(445/919 Pages) RENESAS

445 / 919 page

419

12.2.4

The watchdog timer’s TCNT, TCSR, and RSTCSR registers differ from other registers in that they

are more difficult to write to. The procedures for writing and reading these registers are given

below.

Writing to TCNT and TCSR: These registers must be written by a word transfer instruction.

They cannot be written by byte transfer instructions.

TCNT and TCSR both have the same write address. The write data must be contained in the lower

byte of the written word. The upper byte must be H'5A (for TCNT) or H'A5 (for TCSR) (figure

12.2). This transfers the write data from the lower byte to TCNT or TCSR.

H'5A

H'FFFFEC10

Address:

Writing to TCNT

Write data

H'A5

H'FFFFEC10

Address:

Writing to TCSR

Write data

Figure 12.2 Writing to TCNT and TCSR

Writing to RSTCSR: RSTCSR must be written by a word access to address H'FFFFEC12. It

cannot be written by byte transfer instructions.

Procedures for writing 0 to WOVF (bit 7) and for writing to RSTE (bit 6) and RSTS (bit 5) are

different, as shown in figure 12.3.

To write 0 to the WOVF bit, the write data must be H'A5 in the upper byte and H'00 in the lower

byte. This clears the WOVF bit to 0. The RSTE and RSTS bits are not affected. To write to the

RSTE and RSTS bits, the upper byte must be H'5A and the lower byte must be the write data. The

values of bits 6 and 5 of the lower byte are transferred to the RSTE and RSTS bits, respectively.

The WOVF bit is not affected.

SH7052 bảng dữ liệu(PDF) 445 Page - Renesas Technology Corp