M32CSLASH86 datasheet(365/505 Pages) RENESAS

365 / 505 page

Page 342

23. CAN Module

)

(

CANi Global Mask Register Standard ID0(1)

CANi Local Mask Register A Standard ID0(1)

CANi Local Mask Register B Standard ID0(1) (i=0, 1)

Symbol

Address

After Reset(2)

C0GMR0, C1GMR0

022816, 02A816

XXX0 00002

C0LMAR0, C1LMAR0

023016(3), 02B016(4)

XXX0 00002

C0LMBR0, C1LMBR0

023816(5), 02B816(6)

XXX0 00002

SID6M

SID7M

SID8M

SID9M

Standard ID6

0: No ID is verified

1: ID is verified

Standard ID7

Standard ID8

Standard ID9

SID10M

(b7 - b5)

Standard ID10

Bit Name

Function

Bit

Symbol

Nothing is assigned. When write, set to "0".

When read, its content is indeterminate.

NOTES:

1. The CiGMR0, CiLMAR0 and CiLMBR0 registers can be accessed only when the BANKSEL bit in

the CiCTLR1 register is set to "1" (mask register selected).

2. Value is obtained by setting the SLEEP bit in the CiSLPR register to "1" (sleep mode exited) after

reset, supplying the clock to the CAN module, and setting the BANKSEL bit to "1".

3. The C0LMAR0 register shares the same address with the C0MCTL0 register.

4. The C1LMAR0 register shares the same address with the C1MCTL0 register.

5. The C0LMBR0 register shares the same address with the C0MCTL8 register.

6. The C1LMBR0 register shares the same address with the C1MCTL8 register.

23.1.19 CANi Global Mask Register, CANi Local Mask Register A and CANi Local Mask

Figure 23.22 C0GMR0, C0LMAR0 and C0LMBR0 Registers

C1GMR0, C1LMAR0 and C1LMBR0 Registers

M32C/86 bảng dữ liệu(PDF) 365 Page - Renesas Technology Corp

M32C/86 bảng dữ liệu(HTML) 365 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL