công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

M32C/8B bảng dữ liệu(PDF) 124 Page - Renesas Technology Corp

tên linh kiện M32C/8B
Giải thích chi tiết về linh kiện  RENESAS MCU M16C FAMILY / M32C/80 SERIES
PDF  406 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

M32C/8B bảng dữ liệu(HTML) 124 Page - Renesas Technology Corp

Back Button M32C/8B Datasheet HTML 120Page - Renesas Technology Corp M32C/8B Datasheet HTML 121Page - Renesas Technology Corp M32C/8B Datasheet HTML 122Page - Renesas Technology Corp M32C/8B Datasheet HTML 123Page - Renesas Technology Corp M32C/8B Datasheet HTML 124Page - Renesas Technology Corp M32C/8B Datasheet HTML 125Page - Renesas Technology Corp M32C/8B Datasheet HTML 126Page - Renesas Technology Corp M32C/8B Datasheet HTML 127Page - Renesas Technology Corp M32C/8B Datasheet HTML 128Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 124 / 406 page
background image
Under development
M32C/8B Group
11. Interrupts
Preliminary specification
Specifications in this manual are tentative and subject to change.
REJ09B0450-0050 Rev.0.50 Oct 31, 2008
Page 107 of 385
11.6.4
Interrupt Response Time
Figure 11.7 shows the interrupt response time. Interrupt response time is the period between an interrupt request
generation and the end of an interrupt sequence. Interrupt response time is divided into two phases: the period
between an interrupt request generation and the end of the ongoing instruction execution ((a) in Figure 11.7),
and the period required to perform the interrupt sequence ((b) in Figure 11.7).
Figure 11.7
Interrupt Response Time
Time (a) varies depending on an instruction being executed. The DIV, DIVX, and DIVU instructions require the
longest time (a), which is at the maximum of 42 cycles.
Table 11.5 lists time (b).
Table 11.5
Interrupt Sequence Execution Time(1)
NOTE:
1. The values when interrupt vectors are allocated in even addresses in the internal ROM, except for the high-
speed interrupt.
Interrupts
Execution Time
(in terms of CPU clock)
Peripheral function
14 cycles
INT instruction
12 cycles
NMI
Watchdog timer
Undefined instruction
Address match
13 cycles
Overflow
14 cycles
BRK instruction (relocatable vector table)
17 cycles
BRK instruction (fixed vector table)
19 cycles
High-speed interrupt
5 cycles
Instruction
Interrupt sequence
Instruction in interrupt routine
Time
Interrupt response time
(a)
(b)
Interrupt request is
acknowledged
Interrupt request is
generated
(a) Period between an interrupt request generation and the end of instruction execution.
(b) Period required to perform an interrupt sequence.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com