M32CSLASH8B datasheet(80/406 Pages) RENESAS

80 / 406 page

Under development

M32C/8B Group

8. Bus

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 63 of 385

Figure 8.13

PWCR1 Register

Symbol

PWCR1

Address

004Dh

After Reset

0001 0001b

b7 b6 b5 b4

Page Mode Wait Control Register 1

Bit Symbol

Bit Name

PWCR100

NOTE:

1. When page mode control is enabled, set the EWCRi6 bit in the EWCRi register (i = 0 to 3) to 0 (add no recovery

cycle when accessing external space i ).

Function

External space 2

subsequent access

wait select bits

PWCR101

PWCR102

b2 b1 b0

0 0 1: 1 φ + 1 φ

0 1 0: 1 φ + 2 φ

0 1 1: 1 φ + 3 φ

1 0 0: 1 φ + 4 φ

Do not set to values other than the above.

PWCR103

PWCR105

PWCR104

PWCR106

PWCR107

External space 2

page mode control enable bit

0: Page mode control disabled

1: Page mode control enabled(1)

External space 3

subsequent access

wait select bits

b6 b5 b4

0 0 1: 1 φ + 1 φ

0 1 0: 1 φ + 2 φ

0 1 1: 1 φ + 3 φ

1 0 0: 1 φ + 4 φ

Do not set to values other than the above.

External space 3

page mode control enable bit

0: Page mode control disabled

1: Page mode control enabled(1)

M32C/8B bảng dữ liệu(PDF) 80 Page - Renesas Technology Corp

M32C/8B bảng dữ liệu(HTML) 80 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL