M32CSLASH8B datasheet(90/406 Pages) RENESAS

90 / 406 page

Under development

M32C/8B Group

9. Clock Generation Circuits

Preliminary specification

Specifications in this manual are tentative and subject to change.

REJ09B0450-0050 Rev.0.50 Oct 31, 2008

Page 73 of 385

Figure 9.8

TCSPR Register, CPSRF Register

b7 b6 b5 b4

Count Source Prescaler Register

Symbol

TCSPR

Address

035Fh

Bit Symbol

Bit Name

CNT0

After Reset(2)

0XXX 0000b

NOTES:

1. Set bits CNT3 to CNT0 after the CST bit is set to 0.

2. The TCSPR register maintains values set before reset, even after the software reset or watchdog timer reset has been performed.

Function

Division rate select bits(1)

CNT1

CNT2

If the setting value is n, f2n is the main clock,

on-chip oscillator clock, or PLL clock divided

by 2n.

When n is set to 0, no division is selected

CNT3

−

(b6-b4)

−

CST

Operation enable bit

Reserved bits

Read as undefined value

0: Divider stops

1: Divider operates

Clock Prescaler Reset Register

b7 b6 b5 b4

Symbol

CPSRF

Address

0341h

Bit Symbol

Bit Name

−

(b6-b0)

After Reset

0XXX XXXXb

Function

Unimplemented.

Write 0. Read as undefined value.

CPSR

−

Clock prescaler reset bit

When the CPSR bit is set to 1, a divider for

fC32 is reset. Read as 0.

M32C/8B bảng dữ liệu(PDF) 90 Page - Renesas Technology Corp

M32C/8B bảng dữ liệu(HTML) 90 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL