NRF52811-QCAA-R7 datasheet(20/444 Pages) NORDIC

20 / 444 page

Core components

After erasing a flash page, all bits in the page are set to

1. The time it takes to erase a page is specified

by tERASEPAGE. The CPU is halted if the CPU executes code from the flash while the NVMC is writing to the

flash.

See Partial erase of a page in flash on page 20 for information on dividing the page erase time into

shorter chunks.

4.3.3 Writing to user information configuration registers (UICR)

User information configuration registers (UICR) are written in the same way as flash. After UICR has been

written, the new UICR configuration will take effect after a reset.

UICR can only be written nWRITE number of times before an erase must be performed using ERASEUICR on

page 23 or ERASEALL on page 22. The time it takes to write a word to UICR is specified by tWRITE.

The CPU is halted while the NVMC is writing to the UICR.

4.3.4 Erasing user information configuration registers (UICR)

When erase is enabled, UICR can be erased using the ERASEUICR on page 23.

After erasing UICR all bits in UICR are set to

1. The time it takes to erase UICR is specified by tERASEPAGE. The

CPU is halted if the CPU executes code from the flash while the NVMC performs the erase operation.

4.3.5 Erase all

When erase is enabled, flash and UICR can be erased completely in one operation by using ERASEALL on

page 22. This operation will not erase the factory information configuration registers (FICR).

The time it takes to perform an ERASEALL command is specified by tERASEALL. The CPU is halted if the CPU

executes code from the flash while the NVMC performs the erase operation.

4.3.6 Partial erase of a page in flash

Partial erase is a feature in the NVMC to split a page erase time into shorter chunks, so this can be used to

prevent longer CPU stalls in time-critical applications. Partial erase is only applicable to the code area in

the flash and does not work with UICR.

When erase is enabled, the partial erase of a flash page can be started by writing to ERASEPAGEPARTIAL

on page 23. The duration of a partial erase can be configured in ERASEPAGEPARTIALCFG on page

23. A flash page is erased when its erase time reaches tERASEPAGE. Use ERASEPAGEPARTIAL N number

of times so that N * ERASEPAGEPARTIALCFG ≥ tERASEPAGE, where N * ERASEPAGEPARTIALCFG gives the

cumulative (total) erase time. Every time the cumulative erase time reaches tERASEPAGE, it counts as one

erase cycle.

After the erase is done, all bits in the page are set to '1'. The CPU is halted if the CPU executes code from

the flash while the NVMC performs the partial erase operation.

The bits in the page are undefined if the flash page erase is incomplete, i.e. if a partial erase has started

but the total erase time is less than tERASEPAGE.

4.3.7 Registers

Base address

Peripheral

Instance

Description

Configuration

0x4001E000

NVMC

Non-volatile memory controller

Table 5: Instances

4454_140 v1.0

NRF52811-QCAA-R7 bảng dữ liệu(PDF) 20 Page - Nordic Semiconductor

NRF52811-QCAA-R7 bảng dữ liệu(HTML) 20 Page - Nordic Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL