ML22Q533 datasheet(42/178 Pages) ROHM

42 / 178 page

FEDL22Q53X-02

ML22Q53X

 Detects the stop of clock input from a crystal resonator or ceramic resonator.

Set the "Detects the stop of clock input from a crystal resonator or ceramic resonator" with the OSCEN bit of the SAFE

command.

When the clock input from the crystal resonator or the ceramic resonator is stopped, the error bit (OSCERR) is set to "1".

At the same time, the clock backup function is activated and the clock is automatically switched to the RC oscillator circuit

(4.096MHz).

Error bit (OSCERR) can be read with RDERR command. However, if the RDERR command (first byte) is inputted before

the crystal or ceramic resonator stops and switches to RC oscillation (about 500

μs), the CBUSYB pin will remain "L".

Therefore, read the command after the CBUSYB pin becomes "H". Also, error bit (OSCERR) can be cleared by ERRCL

command. However, if the clock input from the crystal resonator or the ceramic resonator continues to be stopped while the

OSCEN bit of the SAFE command is "1", the error bit (OSCERR) is set to "1".

When the crystal resonator or the ceramic resonator stops and switches to RC oscillation, playback may become abnormal.

Therefore, after confirming that the error bit (OSCERR) is "1", enter STOP command to stop playback.

If the clock input from the crystal resonator or the ceramic resonator is stopped while the OSCEN bit is "0", the error bit

(OSCERR) does not change to "1", but the clock backup function is activated and the clock backup circuit is automatically

switched to the RC oscillator circuit (4.096MHz).

*1 Set OSCEN = "1"

*2 Set OSCEN = "0"

*3 Misoperation detection and failure detection outputs are selected by OUTSTAT command.

*1 Set OSCEN = "1"

*2 Misoperation detection and failure detection outputs are selected by OUTSTAT command.

Command

OSCERR

Error bit (OSCERR) is operating

STATUSn pin

(n：1 or 2)

PUP

SAFE

ERRCL

SAFE

OSC0 pin

OSC1 pin

Normal oscillation state

Oscillation stopped state

Normal oscillation state

Internal clock

X’tal or

Ceramic resonator

RC oscillation

（Clock backup state）

X’tal or

Ceramic resonator

Oscillation stopped state

RC oscillation

（Clock backup state）

Normal oscillation state

X’tal or

Ceramic resonator

OSCEN

RDERR

Command

OSCERR

Error bit (OSCERR) is operating

STATUSn pin

(n：1 or 2)

PUP

SAFE

ERRCL

OSC0 pin

OSC1 pin

Normal oscillation state

Oscillation stopped state

Normal oscillation state

Internal clock

X’tal or

Ceramic resonator

RC oscillation

（Clock backup state）

X’tal or

Ceramic resonator

Oscillation stopped state

RC oscillation

（Clock backup state）

Normal oscillation state

X’tal or

Ceramic resonator

OSCEN

RDERR

ERRCL

42/178

ML22Q533 bảng dữ liệu(PDF) 42 Page - Rohm

ML22Q533 bảng dữ liệu(HTML) 42 Page - Rohm

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL