R7FA6T2AB3CFL datasheet(49/101 Pages) RENESAS

49 / 101 page

tDr, tDf

tSA

tOH

tLEAD

tTD

tLAG

LSB OUT

(Last data)

DATA

MSB OUT

MSB IN

DATA

LSB IN

MSB IN

LSB OUT

tSU

tOD

tREL

MSB OUT

SSn

input

SCKn

CKPOL = 1

input

SCKn

CKPOL = 0

input

MISOn

output

MOSIn

input

Note:

n = 0 to 4, 9

Figure 2.37

SCI simple SPI mode timing for slave when CKPH = 0

Table 2.27

SCI timing (Simple IIC mode)

Conditions: Middle drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter

Symbol

Min

Max

Unit

Note

Simple IIC

(Standard mode)

SCL, SDA input rise time

tSr

—

1000

SCL, SDA input fall time

tSf

—

300

SCL, SDA input spike pulse removal

time

tSP

4 × tTcyc

Data input setup time

tSDAS

250

—

Data input hold time

tSDAH

—

SCL, SDA capacitive load

Cb*1

—

400

Simple IIC (Fast

mode)

SCL, SDA input rise time

tSr

—

300

SCL, SDA input fall time

tSf

—

300

SCL, SDA input spike pulse removal

time

tSP

4 × tTcyc

Data input setup time

tSDAS

100

—

Data input hold time

tSDAH

—

SCL, SDA capacitive load

Cb*1

—

400

Note:

tTcyc: SCITCLK cycle.

Note 1. Cb indicates the total capacity of the bus line.

RA6T2 Datasheet

2. Electrical Characteristics

R01DS0400EJ0150 Rev.1.50

Jul 2, 2025

Page 49 of 101

R7FA6T2AB3CFL bảng dữ liệu(PDF) 49 Page - Renesas Technology Corp

R7FA6T2AB3CFL bảng dữ liệu(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL