R7FA6T2AB3CFL datasheet(44/101 Pages) RENESAS

44 / 101 page

ADTRG0,

ADTRG1

tTRGW

Figure 2.31

ADC trigger input timing

2.3.7

PDG Timing

Table 2.21

PDG timing

Parameter

Min

Typ

Max

Unit

Test conditions

Operation frequency

—

200

MHz

—

Resolution

—

156

—

GPTCLK = 200 MHz

DNL*1

—

±2.0

—

LSB

—

Note 1. This value normalizes the differences between lines in 1-LSB resolution.

2.3.8

CAC Timing

Table 2.22

CAC timing

Parameter

Symbol

Min

Typ

Max

Unit

Test conditions

CAC

CACREF input pulse

width

tPBcyc ≤ tcac*1

tCACREF

4.5 × tcac + 3 × tPBcyc —

—

tPBcyc > tcac*1

5 × tcac + 6.5 × tPBcyc —

—

Note:

tPBcyc: PCLKB cycle.

Note 1. tcac: CAC count clock source cycle.

2.3.9

SCI Timing

Table 2.23

SCI timing (Asynchronous mode)

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter

Symbol

Min

Max

Unit

Note

Input clock cycle

tScyc

—

tTcyc

Input clock pulse width

tSCKW

0.4

0.6

tScyc

Input clock rise time

tSCKr

—

Input clock fall time

tSCKf

—

Output clock cycle

tScyc

—

tTcyc

Output clock pulse width

tSCKW

0.4

0.6

tScyc

Output clock rise time

tSCKr

—

Output clock fall time

tSCKf

—

Note:

tTcyc: SCITCLK cycle.

RA6T2 Datasheet

2. Electrical Characteristics

R01DS0400EJ0150 Rev.1.50

Jul 2, 2025

Page 44 of 101

R7FA6T2AB3CFL bảng dữ liệu(PDF) 44 Page - Renesas Technology Corp

R7FA6T2AB3CFL bảng dữ liệu(HTML) 44 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL