RA4L1 datasheet(82/125 Pages) RENESAS

82 / 125 page

Table 2.48

SSIE timing (2 of 2)

(1) Use pins that have a letter appended to their names, for instance “_A” or “_B” to indicate group membership. For the SSIE interface, the

AC portion of the electrical characteristics is measured for each group.

Parameter

Symbol

Target

specification

Unit

Test

conditions

Min

Max

SSILRCK0/

SSIFS0,

SSITXD0,

SSIRXD0

Input set up time

Master

2.7v ≤ VCC ≤ 3.6

tSR

—

Figure 2.54,

Figure 2.55

2.4 ≤ VCC < 2.7

—

1.8 ≤ VCC < 2.4

—

1.6 ≤ VCC < 1.8

—

Slave

2.7v ≤ VCC ≤ 3.6

—

1.8 ≤ VCC < 2.7

—

1.8 ≤ VCC < 2.7

—

1.6 ≤ VCC < 1.8

—

Input hold time

Master

tHR

—

Slave

—

Output delay time

Master

2.7v ≤ VCC ≤ 3.6

tDTR

2.4 ≤ VCC < 2.7

1.8 ≤ VCC < 2.4

1.6 ≤ VCC < 1.8

Slave

2.7v ≤ VCC ≤ 3.6

2.4 ≤ VCC < 2.7

1.8 ≤ VCC < 2.4

1.6 ≤ VCC < 1.8

Output delay time

from SSILRCK0/

SSIFS0 change

Slave

2.7v ≤ VCC ≤ 3.6

tDTRW

Figure 2.55,

Figure 2.56*1

2.4 ≤ VCC < 2.7

1.8 ≤ VCC < 2.4

1.6 ≤ VCC < 1.8

GTIOC2A,

AUDIO_CLK

Cycle

1.8 ≤ VCC < 3.6

tEXcyc

—

Figure 2.53

1.6 ≤ VCC < 1.8

250

—

High level/ Low level

tEXL/tEXH 0.4

0.6

tEXcyc

Note 1. For slave-mode transmission, SSIE has a path, through which the signal input from the SSILRCK0/SSIFS0 pin is used to generate

transmit data, and the transmit data is logically output to the SSITXD0 pin.

SSIBCK0

tHC

tO, tI

tLC

tRC

tFC

Figure 2.52

SSIE clock input/output timing

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 82 of 125

RA4L1 bảng dữ liệu(PDF) 82 Page - Renesas Technology Corp

RA4L1 bảng dữ liệu(HTML) 82 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL