RA4L1 datasheet(58/125 Pages) RENESAS

58 / 125 page

Table 2.37

SCI timing (2) (2 of 2)

Conditions: VCC = AVCC0 = 1.6 to 3.6 V

Parameter

Symbol

Min

Max

Unit

Test conditions

Simple

SPI

Slave access time

2.7 V ≤ VCC ≤ 3.6 V

tSA

—

tPcyc

Figure 2.26 to

Figure 2.29

2.4 V ≤ VCC < 2.7 V

—

1.8 V ≤ VCC < 2.4 V

—

1.6 V ≤ VCC < 1.8 V

—

Slave output release time

1.8 V ≤ VCC ≤ 3.6 V

tREL

—

tPcyc

2.4 V ≤ VCC < 2.7 V

—

1.8 V ≤ VCC < 2.4 V

—

1.6 V ≤ VCC < 1.8 V

—

tSPCKWH

VOH

VOL

VOH

tSPCKWL

tSPCKr

tSPCKf

VOL

tSPcyc

tSPCKWH

VIH

VIL

VIH

tSPCKWL

tSPCKr

tSPCKf

VIL

tSPcyc

VOH = 0.7 × VCC, VOL = 0.3 × VCC, VIH = 0.7 × VCC, VIL = 0.3 × VCC

SCKn

master select

output

SCKn

slave select input

Note:

n = 0, 1, 3 to 5, 9

Figure 2.25

SCI simple SPI mode clock timing

tDr, tDf

tSU

tOH

tOD

MSB IN

DATA

LSB IN

MSB IN

MSB OUT

DATA

LSB OUT

IDLE

MSB OUT

SCKn

CKPOL = 0

output

SCKn

CKPOL = 1

output

MISOn

input

MOSIn

output

Note:

n = 0, 1, 3 to 5, 9

Figure 2.26

SCI simple SPI mode timing (master, CKPH = 1)

RA4L1 Datasheet

2. Electrical Characteristics

R01DS0447EJ0131 Rev.1.31

May 26, 2026

Page 58 of 125

RA4L1 bảng dữ liệu(PDF) 58 Page - Renesas Technology Corp

RA4L1 bảng dữ liệu(HTML) 58 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL