RA4E2 datasheet(62/91 Pages) RENESAS

62 / 91 page

SDA

Timing

parameters

used

0.3 × VDD

0.7 × VDD

= Active Drive by Master

NM_SDA

CM_SDA

NM_SCL

CM_SCL

SCL

tSU_STO

tMMlock

tMMoverlap

tCAS

tSCO

0.3 × VDD

0.7 × VDD

0.3 × VDD

0.7 × VDD

0.3 × VDD

0.7 × VDD

0.3 × VDD

0.7 × VDD

0.3 × VDD

0.7 × VDD

OD or PP

Open-

Drain

OD or PP

Open-

Drain

= Open-Drain class Pull-Up by master

= High-Z by Master

Figure 2.51

I3C timing (open drain timing parameters)

2.3.11

SSIE Timing

Table 2.34

SSIE timing (1 of 2)

(1) High drive output is selected with the Port Drive Capability bit in the PmnPFS register.

(2) Use pins that have a letter appended to their names, for instance “_A”, “_B” or “_C” to indicate group membership. For the SSIE interface,

the AC portion of the electrical characteristics is measured for each group.

Parameter

Symbol

Target specification

Unit

Comments

Min.

Max.

SSIBCK0

Cycle

Master

—

Figure 2.52

Slave

—

High level/ low

level

Master

tHC/tLC

0.35

—

Slave

0.35

—

Rising time/

falling time

Master

tRC/tFC

—

0.15

tO / tI

Slave

—

0.15

tO / tI

RA4E2 Datasheet

2. Electrical Characteristics

R01DS0413EJ0150 Rev.1.50

May 29, 2026

Page 62 of 91

RA4E2 bảng dữ liệu(PDF) 62 Page - Renesas Technology Corp

RA4E2 bảng dữ liệu(HTML) 62 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL