công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

RA4E2 bảng dữ liệu(PDF) 57 Page - Renesas Technology Corp

tên linh kiện RA4E2
Giải thích chi tiết về linh kiện  Renesas Microcontrollers
PDF  91 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  RENESAS [Renesas Technology Corp]
Trang chủ  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

RA4E2 bảng dữ liệu(HTML) 57 Page - Renesas Technology Corp

Back Button RA4E2 Datasheet HTML 53Page - Renesas Technology Corp RA4E2 Datasheet HTML 54Page - Renesas Technology Corp RA4E2 Datasheet HTML 55Page - Renesas Technology Corp RA4E2 Datasheet HTML 56Page - Renesas Technology Corp RA4E2 Datasheet HTML 57Page - Renesas Technology Corp RA4E2 Datasheet HTML 58Page - Renesas Technology Corp RA4E2 Datasheet HTML 59Page - Renesas Technology Corp RA4E2 Datasheet HTML 60Page - Renesas Technology Corp RA4E2 Datasheet HTML 61Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 57 / 91 page
background image
Table 2.33
I3C timing (push-pull timing parameters for SDR mode)
Conditions: VCC = 3.00 to 3.60 V
Setting of the I3C_SDA, I3C_SCL pins is not required with the Port Drive Capability bit in the PmnPFS register.
Parameter
Symbol
Min
Max
Unit
Test
conditions
I3C Push-Pull Timing
Parameters for SDR Mode
SCL Clock Frequency
fSCL*1
0.01
12.5
MHz
SCL Clock Low Period
tLOW
24
ns
Figure 2.43
tDIG_L*2 *4
40
ns
Figure 2.43
SCL Clock High Period for
Mixed Bus
tHIGH_MIXED
24
ns
Figure 2.43
tDIG_H_MIXED*2
*3
40
45
ns
Figure 2.43
SCL Clock High Period
tHIGH
24
ns
Figure 2.43
tDIG_H*2
40
ns
Figure 2.43
Clock in to Data Out for Slave tSCO
12
ns
Figure 2.48
SCL Clock Rise Time
tCR
150 × 1 /fSCL (capped
at 60)
ns
Figure 2.43
SCL Clock Fall Time
tCF
150 × 1 /fSCL (capped
at 60)
µs
Figure 2.43
SDA Signal Data
Hold in Push-Pull
Mode
Master tHD_PP*4
tCR + 3 and
tCF + 3
Figure 2.47
Slave
tHD_PP
0
Figure 2.47
SDA Signal Data Setup in
Push-Pull Mode
tSU_PP
17
N/A
ns
Figure 2.49
Clock After Repeated START
(Sr)
tCASr
tCASmin
N/A
ns
Figure 2.50
Clock Before Repeated
START (Sr)
tCBSr
tCASmin / 2
N/A
ns
Figure 2.50
Capacitive Load per Bus Line
(SDA/SCL)
Cb
50
pF
Note 1. fSCL = 1 / (tDIG_L + tDIG_H)
Note 2. tDIG_L and tDIG_H are the clock Low and High periods as seen at the receiver end of the I3C Bus using VIL and VIH.
Note 3. When communicating with an I3C Device on a mixed Bus, the tDIG_H_MIXED period must be constrained in order to make sure that
I2C Devices do not interpret I3C signaling as valid I2C signaling.
Note 4. As both edges are used, the hold time needs to be satisfied for the respective edges; i.e., tCF + 3 for falling edge clocks, and tCR + 3
for rising edge clocks.
RA4E2 Datasheet
2. Electrical Characteristics
R01DS0413EJ0150 Rev.1.50
May 29, 2026
Page 57 of 91



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com