RA4E1 datasheet(49/81 Pages) RENESAS

49 / 81 page

SSLn0

input

RSPCKn

CPOL = 0

input

RSPCKn

CPOL = 1

input

MISOn

output

MOSIn

input

tDr, tDf

tSA

tOH

tLEAD

tTD

tLAG

LSB OUT

(Last data)

DATA

MSB OUT

MSB IN

DATA

LSB IN

MSB IN

LSB OUT

tSU

tOD

tREL

MSB OUT

Note:

n = A

Figure 2.39

SPI timing for slave when CPHA = 1

2.3.10

QSPI Timing

Table 2.28

QSPI timing

Conditions: High drive output is selected in the Port Drive Capability bit in the PmnPFS register.

Parameter

Symbol

Min

Max

Unit

Test conditions

QSPI

QSPCK clock cycle

tQScyc

tPcyc

Figure 2.40

QSPCK clock high pulse

width

tQSWH

tQScyc × 0.4

—

QSPCK clock low pulse

width

tQSWL

tQScyc × 0.4

—

Data input setup time

tSu

—

Figure 2.41

Data input hold time

tIH

—

QSSL setup time

tLEAD

(N + 0.5) × tQscyc - 5*1

(N + 0.5) × tQscyc +

100*1

QSSL hold time

tLAG

(N + 0.5) × tQscyc - 5*2

(N + 0.5) × tQscyc +

100*2

Data output delay

tOD

—

Data output hold time

tOH

–3.3

—

Successive transmission

delay

tTD

tQScyc

Note:

tPcyc: PCLKA cycle.

Note 1. N is set to 0 or 1 in SFMSLD.

Note 2. N is set to 0 or 1 in SFMSHD.

RA4E1 Datasheet

2. Electrical Characteristics

R01DS0391EJ0130 Rev.1.30

Jun 6, 2025

Page 49 of 81

RA4E1 bảng dữ liệu(PDF) 49 Page - Renesas Technology Corp

RA4E1 bảng dữ liệu(HTML) 49 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

bảng dữ liệu tải về

Link URL