F24 datasheet(71/210 Pages) RENESAS

71 / 210 page

RL78/F23, F24

3. ELECTRICAL SPECIFICATIONS (GRADE 3)

R01DS0446EJ0120 Rev.1.20

Page 71 of 207

Dec 31, 2025

(6)

During communication at same potential (simplified I2C mode)

(SDAr: N-ch open-drain output (EVDD tolerance) mode, SCLr: normal output mode)

(TA = -40 to +105

°C, 2.7 V ≤ EVDD0 = EVDD1 = VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Parameter

Symbol

Conditions

MIN.

TYP.

MAX.

Unit

SCLr clock frequency

fSCL

1000 Note

kHz

Hold time when SCLr = “L”

tLOW

475

Hold time when SCLr = “H”

tHIGH

475

Data setup time (reception)

tSU:DAT

1/fMCK + 85

Data hold time (transmission)

tHD:DAT

Cb = 50 pF, Rb = 2.7 k

305

Note fCLK

≤ fMCK/4 must also be satisfied.

Simplified I2C mode connection diagram (during communication at same potential)

Simplified I2C mode serial transfer timing (during communication at same potential)

Caution Select the normal input buffer and N-ch open-drain output mode for the SDAr pin and normal output

mode for the SCLr pin.

Remarks 1. Rb [Ω]: Communication line (SDAr) pull-up resistance, Cb [F]: Communication line (SCLr, SDAr) load

capacitance

2. r: IICr (r = 00, 01, 10, 11)

3. fMCK: Serial array unit operation clock frequency

User's device

RL78

microcontroller

SDAr

SCLr

SDA

SCL

VDD

1/fSCL

tLOW

tHIGH

SCLr

SDAr

tHD:DAT

tSU:DAT

F24 bảng dữ liệu(PDF) 71 Page - Renesas Technology Corp

F24 bảng dữ liệu(HTML) 71 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL