M7040N datasheet(24/159 Pages) STMICROELECTRONICS

24 / 159 page

M7040N

24/159

SEARCH-Successful Registers (SSR[0:7])

The device contains eight search successful reg-

isters (SSRs) to hold the index of the location

where a successful search occurred. The format of

each register is described in Table 10. The

SEARCH command specifies which SSR stores

the index of a specific SEARCH command in Cy-

cle B of the SEARCH Instruction. Subsequently,

the host ASIC can use this register to access that

data array, mask array, or external SRAM using

the index as part of the indirect access address

(see Table 20, page 34 and Table 23, page 37)

The device with a valid bit set performs a READ or

WRITE operation. All other devices suppress the

operation.

Table 10. SEARCH-Successful Register (SSR) Description

Field

Range

Initial Value

Description

INDEX

[15:0]

Index. This is the address of the 72-bit entry where a successful

search occurs. The device updates this field only when a search is

successful. If a hit occurs in a 144-bit entry-size quadrant, the LSB is

'0.' If a hit occurs in a 288-bit entry size quadrant, the two LSBs are

'00.' This index updates if the device is either a local or global winner

in a SEARCH operation.

–

[30:16]

Reserved.

VALID

[31]

Valid. During SEARCH operation in a depth-cascaded configuration,

the device that is a global winner in a match sets this bit to '1.' This bit

updates only when the device is a global winner in a SEARCH

operation.

–

[71:32]

Reserved.

M7040N bảng dữ liệu(PDF) 24 Page - STMicroelectronics

M7040N bảng dữ liệu(HTML) 24 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL