C8051F310 datasheet(17/228 Pages) SILABS

17 / 228 page

Rev. 1.7

C8051F310/1/2/3/4/5/6/7

System Overview

C8051F31x devices are fully integrated mixed-signal System-on-a-Chip MCUs. Highlighted features are

listed below. Refer to Table 1.1 for specific product feature selection.

•

High-speed pipelined 8051-compatible microcontroller core (up to 25 MIPS)

•

In-system, full-speed, non-intrusive debug interface (on-chip)

•

True 10-bit 200 ksps 25-channel single-ended/differential ADC with analog multiplexer

(C8051F310/1/2/3/6)

•

Precision programmable 25 MHz internal oscillator

•

16 kB (C8051F310/1/6/7) or 8 kB (C8051F312/3/4/5) of on-chip Flash memory

•

1280 bytes of on-chip RAM

•

SMBus/I2C, Enhanced UART, and Enhanced SPI serial interfaces implemented in hardware

•

Four general-purpose 16-bit timers

•

Programmable Counter/Timer Array (PCA) with five capture/compare modules and Watchdog Timer

function

•

On-chip Power-On Reset, VDD Monitor, and Temperature Sensor

•

On-chip Voltage Comparators (2)

•

29/25/21 Port I/O (5 V tolerant)

With on-chip Power-On Reset, VDD monitor, Watchdog Timer, and clock oscillator, the C8051F31x devices

are truly stand-alone System-on-a-Chip solutions. The Flash memory can be reprogrammed even in-cir-

cuit, providing non-volatile data storage, and also allowing field upgrades of the 8051 firmware. User soft-

ware has complete control of all peripherals, and may individually shut down any or all peripherals for

power savings.

The on-chip Silicon Labs 2-Wire (C2) Development Interface allows non-intrusive (uses no on-chip

resources), full speed, in-circuit debugging using the production MCU installed in the final application. This

debug logic supports inspection and modification of memory and registers, setting breakpoints, single

stepping, run and halt commands. All analog and digital peripherals are fully functional while debugging

using C2. The two C2 interface pins can be shared with user functions, allowing in-system programming

and debugging without occupying package pins.

Each device is specified for 2.7-to-3.6 V operation over the industrial temperature range (–45 to +85 °C).

The Port I/O and RST pins are tolerant of input signals up to 5 V. The C8051F31x are available in 32-pin

LQFP, 28-pin QFN, and 24-pin QFN packages. See Table 1.1 for ordering part numbers. Note: QFN pack-

ages are also referred to as MLP or MLF packages.

C8051F310 bảng dữ liệu(PDF) 17 Page - Silicon Laboratories

C8051F310 bảng dữ liệu(HTML) 17 Page - Silicon Laboratories

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL