AT25DF021A-DWFHT datasheet(42/59 Pages) RENESAS

42 / 59 page

DS-AT25DF021A-042 Rev. L

Page 42

8/7/23

AT25DF021A Datasheet

12.6 Hold

The HOLD pin is used to pause the serial communication with the device without having to stop or reset the clock

sequence. The Hold mode, however, does not have an affect on any internally self-timed operations such as a

program or erase cycle. Thus, if an erase cycle is in progress, asserting the HOLD pin does not pause the

operation, and the erase cycle continues until it is finished.

The Hold mode can only be entered while the CS pin is asserted. The Hold mode is activated simply by asserting

the HOLD pin during the SCK low pulse. If the HOLD pin is asserted during the SCK high pulse, then the Hold

mode won’t be started until the beginning of the next SCK low pulse. The device remains in the Hold mode as long

as the HOLD pin and CS pin are asserted.

While in the Hold mode, the SO pin is in a high-impedance state. Also, both the SI pin and the SCK pin is ignored.

The WP pin, however, can still be asserted or deasserted while in the Hold mode.

To end the Hold mode and resume serial communication, the HOLD pin must be deasserted during the SCK low

pulse. If the HOLD pin is deasserted during the SCK high pulse, then the Hold mode won’t end until the beginning

of the next SCK low pulse.

If the CS pin is deasserted while the HOLD pin is still asserted, then any operation that was started is stopped,

and the device resets the WEL bit in the Status Register back to the logical 0 state.

Figure 36. Hold Mode

SCK

HOLD

Hold

AT25DF021A-DWFHT bảng dữ liệu(PDF) 42 Page - Renesas Technology Corp