STPM098C datasheet(91/110 Pages) STMICROELECTRONICS

91 / 110 page

Table 72. ZC offset2 configuration bit

GAINZC2

GAINZC1

GAINZC0

Description

ZC_OFFSET = -3.2 mV (default)

ZC_OFFSET = -9.6 mV

ZC_OFFSET = -16 mV

ZC_OFFSET = -22.4 mV

ZC_OFFSET = 22.4 mV

ZC_OFFSET = 16 mV

ZC_OFFSET = 9.6 mV

ZC_OFFSET = 3.2 mV

Figure 76. Zero-current detection simplified block diagram

DIGITAL

LOOP

CTRL

HIZ

ISENn

VREF1/CFILT

PWMn

GND

VCC

DRV

GND

VREF2/CFILT

ZC_MASK_DELAY

PWM

ZC_OFFSET

Zero current detection masking time in terms of successive PWM periods can be configured by a dedicated

PMBus™ bit ZC_MASK_DELAY<2:0>.

ZCMASKDELAY=ZCMASKDELAYlsb×ZCMASKDELAY2:0

(65)

Where:

ZC_MASK_DELAY_lsb is the minimum masking step [25 ns].

ZC_MASK_DELAY [2:0] are the dedicated PMBus™ configuration bits [0 ~ 175 ns].

The default value is ZC_MASK_DELAY = 0x0.

This nonlinear control forces the DrMOS state according to control loop assertion while switch DrMOS to tristate

as soon as phase current crosses the zero level, thus emulating an asynchronous rectification.

As a consequence of this behavior the loop controller reacts by linearly reducing the equivalent switching

frequency that effectively results in lowered switching losses.

STPM098C

Functional description

DS14440 - Rev 1

page 91/110

STPM098C bảng dữ liệu(PDF) 91 Page - STMicroelectronics

STPM098C bảng dữ liệu(HTML) 91 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL