L9396 datasheet(81/109 Pages) STMICROELECTRONICS

81 / 109 page

DS12539 Rev 10

81/109

L9396

System functional safety implementations

109

WD Counter Setup

SPI parameters are programmable only before the WD mechanism starts. After the first

seed request, these parameters can be only read.

A WD1_RESET event does not clear programmed parameters; default values are applied

only as a consequence of a WSM_RESET.

31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10

Addr

CRC

SPI parameter

Size

(bits)

default

Description

WD_RST_ EN

Enable for the WD_RST signal.

0: WD_RST signal not sent

1: WD_RST signal sent in case of failure

WD_REQ_CHECK_EN

Enable for the Request timing checking.

0: Request timing check not performed

1: Request timing check performed

WD_TO_RST_EN

Enable for the RST after Timeout generation.

0: RST not generated after a TO event

1: RST generated after a TO event

WD_CLK_DIV

Frequency Clock division setup.

0: clock not divided (64 µs)

1: clock divided by (256 µs)

WD_Th_Low

Threshold level to inhibit the drivers. If WD_CNT is lower than

the threshold no drivers are activated.

WD_Th_Low must be lower than WD_Th_High and minimum

WD_Th_High

Threshold level to start the actuation. If WD_CNT is lower than

the threshold actuation will be performed depending on the

previous state as shown in Figure 18.

WD_Th_High must be higher than WD_Th_Low.

WD_cnt_good_step

Number of incremental steps for WD_CNT as consequence of

a good event

WD_cnt_bad_step

Number of incremental steps for WD_CNT as consequence of

an error

L9396 bảng dữ liệu(PDF) 81 Page - STMicroelectronics

L9396 bảng dữ liệu(HTML) 81 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL