DAC80504 datasheet(8/50 Pages) TI2

8 / 50 page

DAC80504, DAC70504, DAC60504

SBAS871C – AUGUST 2017 – REVISED JANUARY 2019

www.ti.com

Product Folder Links: DAC80504 DAC70504 DAC60504

Submit Documentation Feedback

Electrical Characteristics (continued)

all minimum and maximum specifications at VDD= 2.7 V to 5.5 V, VIO = 1.7 V to 5.5 V, VREFIN = 1.25 V to 5.5 V, RLOAD = 2 kΩ

to GND, CLOAD = 200 pF to GND, digital inputs at VIO or GND, and TA = –40°C to +125°C (unless otherwise noted)

PARAMETER

TEST CONDITIONS

MIN

TYP

MAX

UNIT

(2)

Temporary overload condition protection. Junction temperature can be exceeded during current limit. Operation above the specified

maximum junction temperature may impair device reliability.

(3)

Specified by design and characterization. Not tested during production.

(4)

Time to exit DAC power-down mode. Measured from CS rising edge to 90% of DAC final value.

OUTPUT CHARACTERISTICS

Voltage range

Gain = 2 (BUFF-GAIN = 1, REF-DIV = 0)

2 × VREF

Gain = 1 (BUFF-GAIN = 1, REF-DIV = 1)

VREF

Gain = ½ (BUFF-GAIN = 0, REF-DIV = 1)

½ × VREF

Output voltage headroom

to GND or VDD (unloaded)

0.004

to GND or VDD (–5 mA ≤ IOUT ≤ 5 mA)

0.15

to GND or VDD (–10 mA ≤ IOUT ≤ 10 mA)

0.3

to GND or VDD (–20 mA ≤ IOUT ≤ 20 mA)

0.5

Short circuit current

(2)

DAC code = full scale, output shorted to GND

DAC code = zero scale, output shorted to VDD

Load regulation

DAC code = midscale, -10 mA

≤ IOUT ≤ 10 mA

µV/mA

Maximum capacitive load

(3)

RLOAD = ∞

RLOAD = 2 kΩ

DC output impedance

DAC code = midscale

0.085

DAC code at GND or VDD

DYNAMIC PERFORMANCE

Output voltage settling time

¼ to ¾ scale and ¾ to ¼ scale settling time to ±2

LSB, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2

µs

Slew rate

VDD = 5.5 V, VREFIN = 2.5 V, gain = 2

1.8

V/µs

Power-up time

DACx-PWDWN 1 to 0 transition, DAC code = full

scale, VDD = 5.5 V, VREFIN = 2.5 V, gain = 2

(4)

µs

Power-up glitch magnitude

DAC code = zero scale, VDD = 5.5 V, VREFIN = 2.5 V,

gain = 2. CLOAD = 50 pF

Output noise

0.1 Hz to 10 Hz, DAC code = midscale, VDD = 5.5 V,

VREFIN = 2.5 V, gain = 2

µVPP

Output noise density

1 kHz, DAC code = midscale, VDD = 5.5 V, VREFIN =

2.5 V, gain = 2

nV/

√Hz

10 kHz, DAC code = midscale, VDD = 5.5 V, VREFIN =

2.5 V, gain = 2

1 kHz, DAC code = full scale, VDD = 5.5 V, VREFIN =

2.5 V, gain = 1

10 kHz, DAC code = full scale, VDD = 5.5 V, VREFIN =

2.5 V, gain = 1

AC PSRR

DAC code = midscale, frequency = 60 Hz,

amplitude = 200 mVPP superimposed on VDD

DC PSRR

DAC code = midscale, VDD = 5 V ± 10%

µV/V

Code change glitch impulse

1 LSB change around major carrier

nV-s

Channel-to-channel ac crosstalk

DAC code = midscale. Code 32 to full-scale swing on

adjacent channel

0.2

nV-s

Channel-to-channel dc crosstalk

Measured channel at midscale, adjacent channel at

full scale

µV

Measured channel at midscale, all other channels at

full scale

Digital feedthrough

DAC code = midscale. fSCLK = 1 MHz, SDO disabled

0.1

nV-s

EXTERNAL REFERENCE INPUT

Reference input current

VREFIN = 2.5 V

µA

Reference input impedance

100

kΩ

Reference input capacitance

DAC80504 bảng dữ liệu(PDF) 8 Page - Texas Instruments

DAC80504 bảng dữ liệu(HTML) 8 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL