DAC80504 datasheet(34/50 Pages) TI2

34 / 50 page

DAC80504, DAC70504, DAC60504

SBAS871C – AUGUST 2017 – REVISED JANUARY 2019

www.ti.com

Product Folder Links: DAC80504 DAC70504 DAC60504

Submit Documentation Feedback

8.6.5 GAIN Register (address = 0x04) [reset = 0x---]

Figure 69. GAIN Register

Reserved

REFDIV-EN

—

R/W

Reserved

BUFF3-GAIN

BUFF2-GAIN

BUFF1-GAIN

BUFF0-GAIN

—

R/W

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 13. GAIN Register Field Descriptions

Bit

Field

Type

Reset

Description

15:9

Reserved

—

Reserved for factory use.

REFDIV-EN

R/W

0/1

When set to 1 the reference voltage is internally divided by a

factor of 2.

When cleared to 0 the reference voltage is unaffected.

Default value is determined by the REFDIV pin.

7:4

Reserved

—

0000

Reserved for factory use

BUFF3-GAIN

R/W

0/1

When set to 1 the buffer amplifier for corresponding DAC has a

gain of 2.

When cleared to 0 the buffer amplifier for corresponding DAC

has a gain of 1.

Default value is determined by the GAIN pin.

BUFF2-GAIN

R/W

0/1

BUFF1-GAIN

R/W

0/1

BUFF0-GAIN

R/W

0/1

8.6.6 TRIGGER Register (address = 0x05) [reset = 0x0000]

Figure 70. TRIGGER Register

Reserved

LDAC

SOFT-RESET[3:0]

—

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 14. TRIGGER Register Field Descriptions

Bit

Field

Type

Reset

Description

15:5

Reserved

—

Reserved for factory use.

LDAC

Set this bit to 1 to synchronously load those DACs that have

been set in synchronous mode in the SYNC register.

3:0

SOFT-RESET[3:0]

0x0

When set to the reserved code 1010 resets the device to its

default state.

DAC80504 bảng dữ liệu(PDF) 34 Page - Texas Instruments

DAC80504 bảng dữ liệu(HTML) 34 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

bảng dữ liệu tải về

Link URL