TMS320DM355 datasheet(71/154 Pages) TI

71 / 154 page

www.ti.com

3.5.4

Peripheral Clocking Considerations

3.5.4.1 Video Processing Back End Clocking

3.5.4.2 USB Clocking

TMS320DM355

Digital Media System-on-Chip (DMSoC)

SPRS463D – SEPTEMBER 2007 – REVISED FEBRUARY 2008

3.5.3.2.2 DM355-270 PLL2 (36 MHz reference)

All supported clocking configurations for DM355-270 PLL2 with 36 MHz reference clock are shown in

Table 3-5

Table 3-9. PLL2 Supported Clocking Configurations for DM355-270 (36 MHz reference)

PREDIV

PLLM

POSTDIV

PLL2 VCO

DDR PHY

DDR Clock

(/n programmable)

(/1 fixed)

(MHz)

PLLDIV1

SYSCLK1

DDR_CLK

programmable)

(/1 fixed)

(MHz)

bypass

144

432

216

138

414

207

132

396

198

126

378

189

120

360

180

114

342

171

108

324

162

102

306

153

288

144

133

266

133

150

200

100

120

160

The Video Processing Back End (VPBE) is a sub-module of the Video Processing Subsystem (VPSS).

The VPBE is designed to interface with a variety of LCDs and an internal DAC module. There are two

asynchronous clock domains in the VPBE: an internal clock domain and an external clock domain. The

internal clock domain is driven by the VPSS clock (PLL1 SYSCLK4). The external clock domain is

configurable; you can select one of five source:

• 24 MHz crystal input at MXI1

• 27 MHz crystal input at MXI2 (optional feature, not typically used)

• PLL1 SYSCLK3

• EXTCLK pin (external VPBE clock input pin)

• PCLK pin (VPFE pixel clock input pin)

See the TMS320DM35x Digital Media System-on-Chip Video Processing Back End (VPBE) Reference

Guide (literature number SPRUF72) for complete information on VPBE clocking.

The USB Controller is driven by two clocks: an output clock of PLL1 (SYSCLK2) and an output clock of

the USB PHY.

NOTE

For proper USB 2.0 function, SYSCLK2 must be greater than 60 MHz.

The USB PHY takes an input clock that is configurable by the USB PHY clock source bits (PHYCLKSRC)

in the USB PHY control register (USB_PHY_CTL) in the System Control Module. When a 24 MHz crystal

is used at MXI1/MXO1, set PHYCLKSRC to 0. This will present a 24 MHz clock to the USB PHY. When a

36 MHz crystal is used at MXI1/MXO1, set PHYCLKSRC to 1. This will present a 12 MHz clock (36 MHz

Submit Documentation Feedback

Detailed Device Description

TMS320DM355 bảng dữ liệu(PDF) 71 Page - Texas Instruments

TMS320DM355 bảng dữ liệu(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL