DIX4192IPFB datasheet(31/71 Pages) TI2

31 / 71 page

DIX4192

www.ti.com

SBFS031F – FEBRUARY 2006 – REVISED SEPTEMBER 2016

Product Folder Links: DIX4192

Submit Documentation Feedback

Figure 28. Register 06: Port B Control Register 2

7 (MSB)

0 (LSB)

BCLK1

BCLK0

BDIV1

BDIV0

Table 9. Register 06: Port B Control Register 2 Field Descriptions

BDIV[1:0]

Port B Master Mode Clock Divider

These bits are used to set the master clock divider for generating the LRCKB clock for Port B when configured for Master mode operation.

BCKB is always set to 64 times the LRCKB clock rate in Master mode.

BDIV1

BDIV0

Master Mode Clock Divider

Divide-by-128 (default)

Divide-by-256

Divide-by-384

Divide-by-512

BCLK[1:0]

Port B Master Clock Source

These bits are used to set the master clock source for Port B when configured for Master mode operation.

BCLK1

BCLK0

Master Clock Source

MCLK (default)

RXCKI

RXCKO

Reserved

Figure 29. Register 07: Transmitter Control Register 1

7 (MSB)

0 (LSB)

TXCLK

TXDIV1

TXDIV0

TXIS1

TXIS0

BLSM

VALID

BSSL

Table 10. Register 07: Transmitter Control Register 1 Field Descriptions

BSSL

Block Start or Asynchronous Data Slip Interrupt Trigger Selection

This bit is used to select the trigger source for the Transmitter TSLIP status and interrupt bit.

BSSL

TSLIP Interrupt Trigger Source

Data slip condition (default)

Block start condition

VALID

Validity (V) Data Bit

This bit may be used to set the validity (or V) data bit in the AES3-encoded output. Refer to the VALSEL bit in control register 0x09 for V-

bit source selection.

VALID

Transmitted Validity (V) Bit Data

Indicates that the transmitted audio data is suitable for conversion to an analog signal or for further digital

processing. (default)

Indicates that the transmitted audio data is not suitable for conversion to an analog signal or for further

digital processing.

BLSM

Transmitter Block Start Input and Output Mode

This bit is used to select the input and output mode for the DIT block start pin, BLS (pin 35).

BLSM

BLS Pin Mode

Input (default)

Output

TXIS[1:0]

Transmitter Input Data Source

These bits are used to select the audio data source for the DIT function block.

TXIS1

TXIS0

Output Word Length

Port A (default)

Port B

DIR

Reserved

DIX4192IPFB bảng dữ liệu(PDF) 31 Page - Texas Instruments

DIX4192IPFB bảng dữ liệu(HTML) 31 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71

bảng dữ liệu tải về

Link URL