PCM1738ESLASH2K.B datasheet(36/47 Pages) TI2

36 / 47 page

www.ti.com

APPLICATION FOR DSD FORMAT (DSD MODE) INTERFACE

AlwaysSetLOW

DATA-L

AlwaysSetLOW

BitClock(n

f )

´ S

DATA-R

DSDDecoder

Mode

Control

RST

ZEROL

ZEROR

N/A (LRCK)

DATAL (DATA)

N/A (BCK)

BCK(SCKI)

DGND

SCKO

MDO

MDI

AGND2

OUTL–

OUTL+

CC2

CC1

COM3

REF

COM2

COM1

AGND1

OUTR+

OUTR–

DATAR(MUTE)

Analog

OutputStage

SameasStandard

Application

B0202-01

():OriginalPinName

FEATURES

PIN ASSIGNMENT WHEN IN DSD-FORMAT INTERFACE

PCM1738

SBAS174C – FEBRUARY 2002 – REVISED FEBRUARY 2007

Figure 44. Connection Diagram for DSD Format Interface

This mode is used for interfacing directly to a DSD decoder, found in Super Audio CD (SACD) applications.

DSD mode provides a low-pass filtering function to convert the 1-bit oversampled data stream to the analog

domain. The filtering is provided using an analog FIR filter structure. Four FIR responses are available and may

be selected via the serial control interface. Refer to the Typical Performance Curves section of this data sheet

for analog FIR plots. See Figure 45 and Figure 46 for timing and interface specification in DSD mode.

Several pins are redefined for DSD-mode operation. These include:

• DATA (pin 5)—DATAL, L-channel DSD data input

• MUTE (pin 15)—DATAR, R-channel DSD data input

• SCKI (pin 7)—bit clock (BCK) for DSD data

• LRCK (pin 4)—set LOW

• BCK (pin 6)—set LOW

Typical connection to a DSD decoder is shown in Figure 44.

Submit Documentation Feedback

PCM1738E/2K.B bảng dữ liệu(PDF) 36 Page - Texas Instruments

PCM1738E/2K.B bảng dữ liệu(HTML) 36 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47

bảng dữ liệu tải về

Link URL