công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

PCM1738E/2K.B bảng dữ liệu(PDF) 27 Page - Texas Instruments

tên linh kiện PCM1738E/2K.B
Giải thích chi tiết về linh kiện  24-Bit, 192-kHz Sampling, Advanced Segment, Audio-Stereo Digital-to-Analog Converter
PDF  47 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TI2 [Texas Instruments]
Trang chủ  https://www.ti.com
Logo TI2 - Texas Instruments

PCM1738E/2K.B bảng dữ liệu(HTML) 27 Page - Texas Instruments

Back Button PCM1738E/2K.B Datasheet HTML 23Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 24Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 25Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 26Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 27Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 28Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 29Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 30Page - Texas Instruments PCM1738E/2K.B Datasheet HTML 31Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 27 / 47 page
background image
www.ti.com
PCM1738
SBAS174C – FEBRUARY 2002 – REVISED FEBRUARY 2007
CLKE
SCKO Output Enable
This bit is read/write.
Default value: 0
CLKE = 0
SCKO enabled (default)
CLKE = 1
SCKO disabled
The CLKE bit is used to enable or disable the system clock output pin, SCKO.
FLT
Digital Filter Rolloff Control
This bit is read/write.
Default value: 0
FLT = 0
Sharp rolloff (default)
FLT = 1
Slow rolloff
The FLT bit allows the user to select the digital filter rolloff characteristics. The filter responses for
these selections are shown in the Typical Performance Curves section of this data sheet.
INZD
Infinite Zero Detect Mute Control
This bit is read/write.
Default value: 0
INZD = 0
Infinite zero detect mute disabled (default)
INZD = 1
Infinite zero detect mute enabled
The INZD bit is used to enable or disable the zero detect mute function. Setting INZD = 1 allows the
analog outputs to be set to the bipolar zero level when the PCM1738 detects zero data for both left
and right channels for 1024 sampling periods (or LRCK cycles).
27
Submit Documentation Feedback



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com