AX88796BLF datasheet(40/82 Pages) ASIX

40 / 82 page

ASIX ELECTRONICS CORPORATION

AX88796BLF / AX88796BLI

5.1.20 Transmit Configuration Register (TCR)

Page0 Offset 0DH (Write)

Field

Name

Description

FDU

Full Duplex

This bit configure MAC media mode is Full Duplex or not.

0: Half duplex (Default)

1: Full duplex

This duplex setting was wire or with MCR bit-7. Each one goes high then configures MAC

as full-duplex. AX88796B will ignore this bit and MCR bit-7 when using internal PHY.

Pad Disable

0: Pad will be added when packet length less than 60. (Default)

1: Pad will not be added when packet length less than 60.

RLO

Retry of late collision

0: Don’t retransmit packet when late collision happens. (Default)

1: Retransmit packet when late collision happens.

4:3

Reserved

2:1

LB1, LB0 Encoded Loop-back Control

These encoded configuration bits set the type of loop-back that is to be performed.

LB1 LB0

Mode0

Normal operation (Default)

Mode 1

Internal AX88796B loop-back

Mode 2

PHY loop-back

No Define 1

Reserved

CRC

Inhibit CRC

0: CRC appended by transmitter. (Default)

1: CRC inhibited by transmitter.

5.1.21 Frame Alignment Error Tally Register (CNTR0)

Page0 Offset 0DH (Read)

Field

Name

Description (Default = 00h)

7:0

CNTR0

This counter is incremented every time a packet is received with a Frame Alignment Error.

The packet must have been recognized by the address recognition logic. The counter is

cleared after the processor reads it.

5.1.22 Data Configuration Register (DCR)

Page0 Offset 0EH (Write)

Field

Name

Description

7:2

Reserved

WTS

Word Transfer Select (Data Port Only)

0: Selects Data Port with byte-wide transfers. (Default)

1: Selects Data Port with word-wide transfers.

5.1.23 CRC Error Tally Register (CNTR1)

Page0 Offset 0EH (Read)

Field

Name

Description (Default = 00h)

7:0

CNTR1

This counter is incremented every time a packet is received with a CRC error. The packet

must first be recognized by the address recognition logic. The counter is cleared after the

processor reads it.

AX88796BLF bảng dữ liệu(PDF) 40 Page - ASIX Electronics Corporation

AX88796BLF bảng dữ liệu(HTML) 40 Page - ASIX Electronics Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82

bảng dữ liệu tải về

Link URL