TMP88CS38FG datasheet(85/226 Pages) TOSHIBA

85 / 226 page

TMP88CS38/CM38A/CP38A

2007-09-12

88CS38-85

2.8.3

Function

The timer/counter 4 has two operating modes: timer, event counter mode.

(1) Timer mode

In this mode, the internal clock is used for counting up. The contents of TC4DR are

compared with the contents of up counter. If a match is found, an INTTC4 interrupt is

generated and the up counter is cleared to “0”. Counting up resumes after the up

counter is cleared.

Table 2.8.1 Source Clock (Internal clock) for Timer/Counter 4 (Example: at fc

= 16.0 MHz)

NORMAL, IDLE Mode

DV1CK

= 0

DV1CK

= 1

TC4CK

Resolution [

μs]

Maximum Setting

Time [ms]

Resolution [

μs]

Maximum Setting

Time [ms]

000

128.0

32.6

256.0

65.3

001

8.0

2.0

16.0

4.1

010

2.0

0.510

4.0

1.0

100

0.5

0.128

1.0

0.255

(2) Event counter mode

In this mode, the TC4 pin input (External clock) pulse is used for counting up. Either

the rising or falling edge can be selected with TC4ES (Bit1 PMPXCR). The contents of

TC4DR are compared with the contents of the up counter. If a match is found, an

INTTC4 interrupt is generated and the counter is cleared. The maximum applied

frequency is shown Table 2.8.2. Two or more machine cycles are required for both the

high and low level of the pulse width.

Note:

The event counter mode can only be used in NORMAL or IDLE mode.

Table 2.8.2 Timer/Counter 4 External Clock Source

Minimum Input Pulse Width [s]

NORMAL1, IDLE1 Mode

“H” Width

3/fc

“L” Width

3/fc

TMP88CS38FG bảng dữ liệu(PDF) 85 Page - Toshiba Semiconductor

TMP88CS38FG bảng dữ liệu(HTML) 85 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL