| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
MPC8280 bảng dữ liệu(PDF) 375 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
MPC8280 bảng dữ liệu(HTML) 375 Page - Freescale Semiconductor, Inc |
|
375 / 1386 page ![]() PCI Bridge MPC8280 PowerQUICC II Family Reference Manual, Rev. 1 Freescale Semiconductor 9-67 The interrupt to the local processor is cleared by setting the appropriate bit in the inbound message interrupt status register. The interrupt to PCI (INTA) is cleared by setting the appropriate bit in the outbound interrupt status register. 9.12.1.1 Inbound Message Registers (IMR x) The inbound message registers, described in Figure 9-60 and Figure 9-46, are accessible from the PCI bus and the 60x bus in both host and agent modes. Figure 9-60. Inbound Message Registers (IMR x) 9.12.1.2 Outbound Message Registers (OMR x) The outbound message registers, described in Figure 9-61 and Figure 9-47, are accessible from the PCI bus and the 60x bus in both host and agent modes. 31 16 Field IMSG x Reset Undefined R/W R/W Addr 0x10452 (IMR0); 0x10456 (IMR1) 15 0 Field IMSG x Reset Undefined R/W R/W Addr 0x10450 (IMR0); 0x10454 (IMR1) Table 9-46. IMR x Field Descriptions Bits Name Description 31–0 IMSG x Inbound message x. Contains generic data to be passed between the local processor and external hosts. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |