MPC8280 datasheet(373/1386 Pages) FREESCALE

373 / 1386 page

PCI Bridge

MPC8280 PowerQUICC II Family Reference Manual, Rev. 1

Freescale Semiconductor

9-65

Table 9-45 describes the data structure fields.

Note that the data structure description assumes the following:

•

Addresses refer to 60x bus addresses.

•

Address and data byte ordering are big-endian.

•

Accesses to PCI configuration registers are indirect (through PCI CFG_ADDR and PCI

CFG_DATA).

A pointer located at address 0x4 of the EEPROM (right after the hard reset configuration word) defines

the beginning of the initialization table. The table should be placed beyond the reset configuration data to

avoid the EEPROM bytes dedicated to the eight possible hard reset configuration words (refer to

Section 5.4.1, “Hard Reset Configuration Word,” and Figure 9-59).

Table 9-45. Bit Settings for Register Initialization Data Structure

Offset

Bits

Name

Description

0x00

0–31

Address

Contains the absolute destination address to which the data is written.

0x04

0–28

—

Reserved, should be cleared.

Last

Indicates that this is the last initialization transaction to be performed.

Not last transaction

Last transaction

30–31

SIZE

Data size in bytes

00 4 bytes

01 1 byte

10 2 bytes

11 3 bytes

0x08

0–31

Data

Contains the data to be written to the specified address. Data bytes are

written according to the value specified in the SIZE field and according

to big-endian byte ordering.

MPC8280 bảng dữ liệu(PDF) 373 Page - Freescale Semiconductor, Inc

MPC8280 bảng dữ liệu(HTML) 373 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL