PCA9665D datasheet(9/91 Pages) PHILIPS

9 / 91 page

PCA9665_2

Product data sheet

Rev. 02 — 7 December 2006

9 of 91

NXP Semiconductors

PCA9665

Fm+ parallel bus to I2C-bus controller

In Byte mode, the CPU can read or write a single byte at a time. In Buffered mode, the

CPU can read or write up to 68 bytes at a time. See Section 8.1 “Conﬁguration modes” for

more detail.

Remark: The I2CDAT register will capture the serial address as data when addressed via

the serial bus.

Remark: In Byte mode only, the data register will capture data from the serial bus during

38h (arbitration lost in slave address + R/W or data bytes causing this data in I2CDAT to

be changed), so the I2CDAT register will need to be reloaded when the bus becomes free.

In Buffered mode, the data is not written in the data register when arbitration is lost, which

keeps the buffer intact.

7.3.1.4

The Control register, I2CCON (A1 = 1, A0 = 1)

I2CCON is an 8-bit read/write register. Two bits are affected by the bus controller

hardware: the SI bit is set when a serial interrupt is requested, and the STO bit is cleared

when a STOP condition is present on the I2C-bus. A Write to the I2CCON register via the

parallel interface automatically clears the SI bit, which causes the Serial Interrupt line to

be de-asserted and the next clock pulse on the SCL line to be generated.

Remark: Since none of the registers should be written to via the parallel interface once

the Serial Interrupt line has been de-asserted, all the other registers that need to be

modiﬁed should be written to before the content of the I2CCON register is modiﬁed.

Table 9.

I2CDAT - Data register (A1 = 0, A0 = 1) bit allocation

SD7

SD6

SD5

SD4

SD3

SD2

SD1

SD0

Table 10.

I2CDAT - Data register (A1 = 0, A0 = 1) bit description

Bit

Symbol

Description

7:0

SD[7:0]

Eight bits to be transmitted or just received. A logic 1 in I2CDAT corresponds to

a HIGH level on the I2C-bus. A logic 0 corresponds to a LOW level on the bus.

Table 11.

I2CCON - Control register (A1 = 1, A0 = 1) bit allocation

ENSIO

STA

STO

MODE

PCA9665D bảng dữ liệu(PDF) 9 Page - NXP Semiconductors

PCA9665D bảng dữ liệu(HTML) 9 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91

bảng dữ liệu tải về

Link URL