WM8804 datasheet(27/66 Pages) WOLFSON

27 / 66 page

Production Data

WM8804

PD Rev 4.1 September 2007

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

PLL5

07h

5:4

CLKOUTDIV[1:0]

CLKOUT Divider Select

(Only valid when CLK1 is selected

as CLKOUT output source)

See for Table 27 CLKOUTDIV[1:0]

configuration in PLL user mode.

See Table 28 for CLKOUTDIV[1:0]

configuration in PLL S/PDIF receive

mode.

CLKOUTSRC

CLKOUT Pin Source Select

0 = Select CLK1

1 = Select OSCCLK

PLL6

08h

CLKOUTDIS

CLKOUT Pin Disable

0 = Pin Disabled (Pin tri-stated)

1 = Pin Enabled

Table 29 Clock Output (CLKOUT) Control

S/PDIF TRANSMITTER

When the S/PDIF transmitter is enabled and configured (using TXSRC) to use the S/PDIF received

data, the S/PDIF transmitter is clocked from the CLK2 signal. When the transmitter’s data source is

the digital audio interface, the transmitter reference clock source is the MCLK signal at the MCLK

input/output pin. Refer to Table 30 for details.

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

R21

SPDTX4

15h

TXSRC

S/PDIF Transmitter Data Source

0 = S/PDIF Received Data –

SPDIFTXCLK Source = CLK2

1 = Digital Audio Interface Received

Data – SPDIFTXCLK Source =

MCLK Input/Output Signal at MCLK

Table 30 S/PDIF Transmitter Data/MCLK Source Control

The S/PDIF transmitter requires a clock reference signal (either CLK2 or MCLK) when enabled. The

applied MCLK signal can be either128fs, 256fs, 384fs, 512fs, 768fs or 1152fs relative to the sample

rate of the transmitted data.

S/PDIF RECEIVER

In S/PDIF receive mode, the PLL_N and PLL_K values are automatically modified by the S/PDIF

receiver to allow the receiver to use the PLL to lock on to and track the incoming S/PDIF data

stream.

The S/PDIF receiver has four clocking modes based on the incoming S/PDIF stream sample rate.

The modes are:

•

Mode 1: Incoming S/PDIF sample rate = 176.4kHz – 1% to 192kHz +1%

•

Mode 2: Incoming S/PDIF sample rate = 88.2kHz -1% to 96kHz +1%

•

Mode 3: Incoming S/PDIF sample rate = 44.1kHz -1% to 48kHz +1%

•

Mode 4: Incoming S/PDIF sample rate = 32kHz +/- 1%

Before the S/PDIF receiver is enabled, it is important that the PLL_N and PLL_K register values are

manually configured in a specific default state so that the S/PDIF receiver can correctly modify the

PLL_N and PLL_K values and hence establish correct PLL control.

The PLL_N and PLL_K register values must also be manually re-configured when a change of the

clocking mode is detected and the change is to mode 1 or from mode 1.

WM8804 bảng dữ liệu(PDF) 27 Page - Wolfson Microelectronics plc

WM8804 bảng dữ liệu(HTML) 27 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66

bảng dữ liệu tải về

Link URL